Z8523016PEC Zilog, Z8523016PEC Datasheet - Page 35
Z8523016PEC
Manufacturer Part Number
Z8523016PEC
Description
IC 16MHZ ESCC XTEMP 40-DIP
Manufacturer
Zilog
Datasheet
1.Z8523L10VEG.pdf
(118 pages)
Specifications of Z8523016PEC
Controller Type
Serial Communications Controller (SCC)
Interface
Bus
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
7mA
Operating Temperature
-40°C ~ 100°C
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
269-3052
- Current page: 35 of 118
- Download datasheet (2Mb)
PS005308-0609
FIFO Enable/Disable
FIFO Read Operation
When a flag is received at the end of an SDLC frame, the frame byte count from the 14-bit
counter and 5 status bits are loaded into the status FIFO for verification by the CPU. The
CRC checker is automatically reset in preparation for the next frame, which starts immedi-
ately.
Because the byte count and status are saved for each frame, the message integrity can be
verified at a later time. Status information for up to ten frames is stored before a status
FIFO overrun occurs.
If a frame is terminated with an
the status FIFO and the counter is reset for the next frame.
This FIFO buffer is enabled when WR15 bit 2 is 1 and the ESCC is in the SDLC/HDLC
mode. Otherwise, the status register contents bypass the FIFO and transfer directly to the
bus interface (the FIFO pointer logic is reset either when disabled or by a channel or
power-on reset). When the FIFO mode is disabled, the ESCC is downward-compatible
with the NMOS Z8030/Z8530. The FIFO mode is disabled on power-up (WR15 bit 2 set
to 0 on reset). The effects of backward compatibility on the register set are that RR4 is an
image of RR0, RR5 is an image of RR1, RR6 is an image of RR2, and RR7 is an image of
RR3. For information on the added registers, see
the FIFO Enable signal is read at RR15 bit 2. If the FIFO is enabled, the bit is set to 1; oth-
erwise it is reset to 0.
When WR15 bit 2 is 1 and the FIFO is not empty, the next read status register RR1 or the
additional registers RR7 and RR6, reads the FIFO. Reading status register RR1 causes one
location of the FIFO to empty, so status is read after reading the byte count; otherwise the
count is incorrect. Before the FIFO underflows, it is disabled. In this case, the multiplexer
is switched to allow status to read directly from the status register. In this state, reads from
RR7 and RR6 are undefined bit 6 of RR7 (FIFO data available) status data is coming from
the FIFO or directly from the status register, because it is set to 1 whenever the FIFO is not
empty.
Since all status bits are not stored in the FIFO, the All Sent, Parity, and EOF bits bypass
the FIFO. The status bits sent through the FIFO are the three Residue Bits, Overrun, and
CRC Error.
The correct sequence for polling the byte count and FIFO logic is RR7, RR6, then RR1
(reading RR6 is optional). Additional logic prevents the FIFO from emptying by multiple
reads from RR1. The read from RR7 latches the FIFO empty/full status bit (bit 6) and
steers the status multiplexer to read the ESCC megacell instead of the status FIFO
Abort
command, the byte count and status is loaded to
Read Registers
Z80230/Z85230/L Enhancements
Product Specification
on page 53. The status of
30
Related parts for Z8523016PEC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Enhanced Serial Communications Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: