DS21Q41BT Maxim Integrated Products, DS21Q41BT Datasheet - Page 16

IC FRAMER T1 QUAD 128-TQFP

DS21Q41BT

Manufacturer Part Number
DS21Q41BT
Description
IC FRAMER T1 QUAD 128-TQFP
Manufacturer
Maxim Integrated Products
Datasheet

Specifications of DS21Q41BT

Controller Type
T1 Framer
Interface
Parallel/Serial
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
30mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
128-TQFP, 128-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21Q41BT
Manufacturer:
DS
Quantity:
3 279
Part Number:
DS21Q41BT
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21Q41BT
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21Q41BTN
Manufacturer:
DALLAS
Quantity:
104
Part Number:
DS21Q41BTN
Quantity:
715
TCR1: TRANSMIT CONTROL REGISTER 1 (Address=35 Hex)
Note: for a detailed description of how the bits in TCR1 affect the transmit side formatter of the
DS21Q41, please see Figure 12-9.
LOTCMC
(MSB)
SYMBOL
LOTCMC
TLINK
TYEL
TCPT
RBSE
GB7S
TFPT
TBL
TFPT
POSITION
TCR1.7
TCR1.6
TCR1.5
TCR1.4
TCR1.3
TCR1.2
TCR1.1
TCR1.0
TCPT
NAME AND DESCRIPTION
Loss Of Transmit Clock Mux Control. Determines whether
the transmit side formatter should switch to the ever present
RCLK if the TCLK input should fail to transition (see Figure 1-1
for details).
0=do not switch to RCLK if TCLK stops
1=switch to RCLK if TCLK stops
Transmit Framing Pass Through. (see note below)
0=Ft or FPS bits sourced internally
1=Ft or FPS bits sampled at TSER during F-bit time
Transmit CRC Pass Through. (see note below)
0=source CRC6 bits internally
1=CRC6 bits sampled at TSER during F-bit time
Robbed Bit Signaling Enable. (see note below)
0=no signaling is inserted in any channel
1=signaling is inserted in all channels (the TTR registers can be
used to block insertion on a channel by channel basis)
Global Bit 7 Stuffing. (see note below)
0=allow the TTR registers to determine which channels
containing all 0s are to be Bit 7 stuffed
1=force Bit 7 stuffing in all 0-byte channels regardless of how
the TTR registers are programmed
TLINK Select. (see note below)
0=source FDL or Fs bits from TFDL register
1=source FDL or Fs bits from the TLINK pin
Transmit Blue Alarm. (see note below)
0=transmit data normally
1=transmit an unframed all ones code at TPOS and TNEG
Transmit Yellow Alarm. (see note below)
0=do not transmit yellow alarm
1=transmit yellow alarm
RBSE
16 of 61
GB7S
TLINK
TBL
TYEL
DS21Q41B
(LSB)

Related parts for DS21Q41BT