Z8523010PEG Zilog, Z8523010PEG Datasheet - Page 31
![IC 10MHZ ESCC XTEMP 40-DIP](/photos/6/57/65796/269-40-dip_sml.jpg)
Z8523010PEG
Manufacturer Part Number
Z8523010PEG
Description
IC 10MHZ ESCC XTEMP 40-DIP
Manufacturer
Zilog
Datasheet
1.Z8523008PSG.pdf
(117 pages)
Specifications of Z8523010PEG
Controller Type
Serial Communications Controller (SCC)
Interface
Bus
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
5mA
Operating Temperature
-40°C ~ 100°C
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Operating Supply Voltage
5 V
Supply Current (max)
9 mA
Maximum Operating Temperature
+ 100 C
Minimum Operating Temperature
- 40 C
Mounting Style
Through Hole
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3920
Z8523010PEG
Z8523010PEG
- Current page: 31 of 117
- Download datasheet (2Mb)
PS005303-0907
CRC Reception in SDLC Mode
TxD Forced High in SDLC with NRZI Encoding When Marking Idle
Improved Transmit Interrupt Handling
Historically, the SCC latched the databus on the falling edge of WR. However, as many
CPUs do not guarantee that the databus is valid when the WR pin goes Low, Zilog modi-
fied the databus timing to allow a maximum delay of 20 nS from the WR signal going
active Low to the latching of the databus.
In SDLC mode, the entire CRC is clocked into the receive FIFO. The ESCC completes
clocking in the CRC to allow it to be retransmitted or manipulated software. In the SCC,
when the closing flag is recognized, the contents of the receive shift register are immedi-
ately transferred to the receive FIFO, resulting in the loss of the last two bits of the CRC.
In the ESCC, it is not necessary to program this feature. When the closing flag is detected,
the last two bits of the CRC are transferred into the receive FIFO. In all other
SYNCHRONOUS mode, the ESCC does not clock in the last two CRC bits (same as the
SCC).
When the ESCC is programmed for SDLC mode with NRZI data encoding and Mark Idle
(WR10 bit 6 is 0, bit 5 is 1, bit 3 is 1), the TxD pin is automatically forced High when the
transmitter enters the Mark Idle state. There are several different ways for the transmitter
to enter the Idle state. In each of the following cases the TxD pin is forced High when the
Mark Idle condition is reached:
•
•
•
•
•
The Force High feature is disabled when the Mark Idle bit is set to 0.
This feature is used in combination with the automatic SDLC opening flag transmission
feature, WR7’ bit 0 is 1, to assure that data packets are formatted correctly. In this case, the
CPU is not required to issue any commands. If WR7’ bit 0 is 0, as on the SCC, the Mark
Idle bit (WR10 bit 3), is set to 1, to enable flag transmission before an SDLC packet trans-
mits.
The ESCC latches the TBE interrupt because the CRC is loaded into the Transmit Shift
register even if the TBE interrupt, due at the last data byte, has not been reset. The end of a
Data, CRC, flag, and Idle
Data, flag, and Idle
Data, abort (on underrun), and Idle
Data, abort (command), and Idle
Idle flag and command to Idle Mark
Z80230/Z85230 Enhancements
Product Specification
Z85230/Z80230
26
Related parts for Z8523010PEG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![z85230](/images/no-image3.png)
Part Number:
Description:
Enhanced Serial Communications Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![Z8018218FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
![Z8F64200100KITG](/photos/9/20/92054/z8f64200100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
![Z8F08A28100KITG](/photos/9/22/92241/z8f08a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KITG](/photos/9/22/92242/z8f08200100kitg_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
![Z8F04A28100KITG](/photos/9/22/92243/z8f04a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KIT](/images/manufacturer_photos/0/7/729/zilog_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
![Z86C6116FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0208PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E40](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z88C0020VEC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0812SSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0812PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0412PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: