Z8523008PEC Zilog, Z8523008PEC Datasheet - Page 108
![IC 8MHZ ESCC XTEMP 40-DIP](/photos/6/57/65796/269-40-dip_sml.jpg)
Z8523008PEC
Manufacturer Part Number
Z8523008PEC
Description
IC 8MHZ ESCC XTEMP 40-DIP
Manufacturer
Zilog
Datasheet
1.Z8523L10VEG.pdf
(118 pages)
Specifications of Z8523008PEC
Controller Type
Serial Communications Controller (SCC)
Interface
Bus
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
4mA
Operating Temperature
-40°C ~ 100°C
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
269-3044
- Current page: 108 of 118
- Download datasheet (2Mb)
PS005308-0609
Automatic TxD Forced High Problem Solutions
SDLC FIFO Overflow Problem Description
SDLC FIFO Overflow Problem Solution
Default RR0 Value Problem Description
Default RR0 Value Problem Solution
back frames are sent. The TxD output is automatically forced High for eight bit-times and
the first byte of the second frame is corrupted. In a multiple-frame transmission, a zero (0)
bit is inserted before the opening flag of the second frame.
Send back-to-back frames in FLAG IDLE mode, because the Automatic TxD Forced High
feature creates problems only if all the following conditions are true:
•
•
•
Setting the system in Flag Idle mode (WR10 bit 3 equals 0) in frame transmission allows
back-to-back frames to be sent without any data corruption.
In SDLC mode, bit 7 of RR7 (FIFO Overflow status bit) is set if an 11th frame ends while
the FIFO is full (that is, ten frames have accumulated in the Status FIFO and have not yet
been read by the processor). Under this circumstance, the status FIFO is locked and no
data can be written to the Status FIFO until bit 7 of RR7 is reset.
If the ESCC is set up in ANTI-LOCK mode (that is, the SDKC FIFO is used when
Receive Interrupts on Special Condition Only is enabled), the only method of resetting bit
7 of RR7(the FIFO Overflow bit) is to reset and set WR15 bit 2 (SDLC FIFO Enable Bit).
This action causes the SDLC FIFO to reset and all the SDLC frame information is lost.
With no Anti-Lock feature, the FIFO Overflow status bit is reset if the SDLC FIFO is
read.
If the ESCC is in NRZI and Mark Idle in back-to-back frame transmission, (one the FIFO
Overflow bit RR7 bit 7) is set, the only method of resetting the status is to reset and set
WR15 bit 2. This action causes the SDLC FIFO to reset and the unprocessed frame infor-
mation stored in the SDLC FIFO is lost.
Do not use Receive Interrupts on Special Conditions Only and Mark Idle if there is a pos-
sibility of Status FIFO Overflow.
RR7 bit 7, the Break/Abort status bit, does not always clear after reset.
Ignore the first bit 7 value read from RR0 after reset.
Back-to-back frame transmission
NRZI
Mark Idle
Product Specification
Z80230/Z85230/L Errata
103
Related parts for Z8523008PEC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![z85230](/images/no-image3.png)
Part Number:
Description:
Enhanced Serial Communications Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![Z8018218FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
![Z8F64200100KITG](/photos/9/20/92054/z8f64200100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
![Z8F08A28100KITG](/photos/9/22/92241/z8f08a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KITG](/photos/9/22/92242/z8f08200100kitg_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
![Z8F04A28100KITG](/photos/9/22/92243/z8f04a28100kitg_tmb.jpg)
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
![Z8F08200100KIT](/images/manufacturer_photos/0/7/729/zilog_tmb.jpg)
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
![Z86C6116FSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0208PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E40](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z88C0020VEC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0812SSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0812PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
![Z86E0412PSC](/images/manufacturer_photos/0/7/730/zilog__inc__tmb.jpg)
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: