ADV611JST Analog Devices Inc, ADV611JST Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADV611JST
Manufacturer Part Number
ADV611JST
Description
IC CODEC DIGITAL CCTV 120LQFP
Manufacturer
Analog Devices Inc
Type
Video Codecr
Datasheet
1.ADV611JSTZ.pdf
(46 pages)
Specifications of ADV611JST
Rohs Status
RoHS non-compliant
Data Interface
Serial
Resolution (bits)
8 b
Sigma Delta
No
Voltage - Supply, Digital
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
120-LQFP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADV611JST
Manufacturer:
ad
Quantity:
1 831
Company:
Part Number:
ADV611JST
Manufacturer:
ADI
Quantity:
996
Company:
Part Number:
ADV611JSTZ
Manufacturer:
ADI
Quantity:
526
Company:
Part Number:
ADV611JSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV611JSTZ
Manufacturer:
ADI
Quantity:
20 000
ADV611/ADV612
Clock Pins
Name
VCLK/XTAL
VCLKO
Video Interface Pins
Name
VSYNC
HSYNC
FIELD
ENC
VDATA[7:0]
STALL
Pins
2
1
Pins
1
1
1
1
8
1
I
O
I or O
I or O
I or O
O
I/O
I/O
I/O
I
PIN FUNCTION DESCRIPTIONS
Description
A single clock (VCLK) or crystal input (across VCLK and XTAL). An acceptable
50% duty cycle clock signal is 27 MHz (CCIR-601 NTSC/PAL).
If using a clock crystal, use a parallel resonant, microprocessor grade clock crystal. If
using a clock input, use a TTL level input, 50% duty cycle clock with 1 ns (or less)
jitter (measured rising edge to rising edge). Slowly varying, low jitter clocks are
acceptable; up to 5% frequency variation in 0.5 sec.
VCLK Output or VCLK Output divided by two. Select function using Mode
Control register.
Description
Vertical Sync or Vertical Blank. This pin can be either an output (Master Mode) or
an input (Slave Mode). The pin operates as follows:
• Output (Master) HI during inactive lines of video and LO otherwise
• Input (Slave) a HI on this input indicates inactive lines of video
Horizontal Sync or Horizontal Blank. This pin can be either an output (Master
Mode) or an input (Slave Mode). The pin operates as follows:
• Output (Master) HI during inactive portion of video line and LO otherwise
• Input (Slave) a HI on this input indicates inactive portion of video line
Note that the polarity of this signal is modified using the Mode Control register. For
detailed timing information, see the Video Interface section.
Field # or Frame Sync. Polarity of FIELD Pin can be reversed by setting Bit 3 in
Mode Control Register 2. The pin operates as follows:
• Output (Master) HI during Field1 lines of video and LO otherwise
• Input (Slave) a HI on this input indicates Field1 lines of video
Encode or Decode. This output pin indicates the coding mode of the ADV611/
ADV612 and operates as follows:
• LO Decode Mode (Video Interface is output)
• HI Encode Mode (Video Interface is input)
Note that this pin can be used to control bus enable pins for devices connected to
the ADV611/ADV612 Video Interface.
4:2:2 Video Data (8-bit digital component video data). These pins are inputs during
encode mode and outputs during decode mode. When outputs (decode) these pins
are compatible with 50 pF loads (rather than 30 pF as all other busses) to meet the
high performance and large number of typical loads on this bus.
The performance of these pins varies with the Video Interface Mode set in the
Mode Control register, see the Video Interface section of this data sheet for pin
assignments in each mode.
Note that the Mode Control register also sets whether the color component is
treated as either signed or unsigned.
Stall Mode. This pin stalls incoming video data driving encode.
–18–
REV. 0