CS4299-JQZ Cirrus Logic Inc, CS4299-JQZ Datasheet - Page 40

• Manufacturer Part Number: CS4299-JQZ
• Description: IC CODEC AC 97 W/SRC 48LQFP
• Manufacturer: Cirrus Logic Inc
• Series: SoundFusion™r
• Type: Audio Codec '97r

Specifications of CS4299-JQZ

• Package / Case: 48-LQFP
• Data Interface: Serial
• Resolution (bits): 18 b, 20 b
• Number Of Adcs / Dacs: 1 / 1
• Sigma Delta: Yes
• Dynamic Range, Adcs / Dacs (db) Typ: 85 / 87
• Voltage - Supply, Analog: 4.75 V ~ 5.25 V
• Voltage - Supply, Digital: 3.3 V ~ 5 V
• Operating Temperature: 0°C ~ 70°C
• Mounting Type: Surface Mount
• Number Of Adc Inputs: 8
• Number Of Dac Outputs: 3
• Conversion Rate: 48 KSPS
• Interface Type: AC97
• Resolution: 18 bit, 20 bit
• Operating Supply Voltage: 3.3 V, 5 V
• Maximum Operating Temperature: + 70 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: 0 C
• Number Of Channels: 1 ADC/1 DAC
• Supply Current: 10 mA
• Thd Plus Noise: - 74 dB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant
• Other names: 598-1044

7. SONY/PHILIPS DIGITAL
The S/PDIF digital output is used to interface the
CS4299 to consumer audio equipment external to
the PC. This output provides an interface for stor-
ing digital audio data or playing digital audio data
to digital speakers. Figure 20 illustrates the circuits
necessary for implementing the IEC-958 optical or
consumer interface. For further information on
S/PDIF operation see application note AN22: Over-
view of Digital Audio Interface Data Structures [3].
For further information on S/PDIF recommended
transformers see application note AN134: AES and
S/PDIF Recommended Transformers [4].
8. GROUNDING AND LAYOUT
Figure 21 on page 41 shows the conceptual layout
for the CS4299. The decoupling capacitors should
be located physically as close to the pins as possi-
ble. Also note the connection of the REFFLT de-
coupling capacitors to the ground return trace
connected directly to the ground return pin, AVss1.
It is strongly recommended that separate analog
and digital ground planes be used. Separate ground
planes keep digital noise and return currents from
modulating the CS4299 ground potential and de-
grading performance. The digital ground pins
should be connected to the digital ground plane and
kept separate from the analog ground connections
of the CS4299 and any other external analog cir-
40
40
SPDO/SDO2
DVdd
INTERFACE (S/PDIF)
R
R
1
2
247.5 Ω
107.6 Ω
3.3V
S/PDIF_OUT
93.75 Ω
375 Ω
5V
R
1
DGND
R
2
Figure 20. S/PDIF Output
T
1
J1
cuitry. All analog components and traces should be
located over the analog ground plane and all digital
components and traces should be located over the
digital ground plane.
The common connection point between the two
ground planes (required to maintain a common
ground voltage potential) should be located under
the CS4299. The AC-link digital interface connec-
tion traces should be routed such that the digital
ground plane lies underneath these signals (on the
internal ground layer). This applies along the entire
length of these traces from the AC ’97 controller to
the CS4299.
Refer to the Application Note AN18: Layout and
Design Rules for Data Converters and Other
Mixed Signal Devices [2] for more information on
layout and design rules.
0.1 µ F
+5V_PCI
DGND
SPDO/SDO2
8.2 kΩ
4
3
2
1
TOTX-173
CS4299
CS4299
5
6
DS319PP6
DGND
DGND