MPC8313CVRAFFB Freescale Semiconductor, MPC8313CVRAFFB Datasheet - Page 81
![IC MPU POWERQUICC II PRO 516PBGA](/photos/6/80/68038/mpc8313cvraffb_sml.jpg)
MPC8313CVRAFFB
Manufacturer Part Number
MPC8313CVRAFFB
Description
IC MPU POWERQUICC II PRO 516PBGA
Manufacturer
Freescale Semiconductor
Datasheet
1.MPC8313CZQAFFB.pdf
(100 pages)
Specifications of MPC8313CVRAFFB
Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
333MHz
Voltage
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Package / Case
516-PBGA
Processor Series
MPC8xxx
Core
e300
Data Bus Width
32 bit
Development Tools By Supplier
MPC8313E-RDB
Maximum Clock Frequency
333 MHz
Operating Supply Voltage
- 0.3 V to + 1.26 V
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
I/o Voltage
2.5 V
Interface Type
I2C, SPI, UART
Minimum Operating Temperature
- 40 C
Program Memory Type
EEPROM/Flash
For Use With
MPC8313E-RDB - BOARD PROCESSOR
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MPC8313CVRAFFB
Manufacturer:
FREESCAL
Quantity:
120
Company:
Part Number:
MPC8313CVRAFFB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8313CVRAFFB
Manufacturer:
FREESCALE
Quantity:
20 000
20.2
RCWL[COREPLL] selects the ratio between the internal coherent system bus clock (csb_clk) and the e300
core clock (core_clk).
not listed in
Freescale Semiconductor
1
2
For core_clk:csb_clk ratios of 2.5:1 and 3:1, the core_clk must not exceed its maximum operating frequency of
333 MHz.
Core VCO frequency = core frequency × VCO divider. Note that VCO divider has to be set properly so that the core
VCO frequency is in the range of 400–800 MHz.
0–1
nn
11
00
01
10
00
01
10
00
01
10
00
01
10
00
01
10
Core PLL Configuration
RCWL[COREPLL]
Table 68
Core VCO frequency = core frequency × VCO divider. The VCO divider,
which is determined by RCWLR[COREPLL], must be set properly so that
the core VCO frequency is in the range of 400–800 MHz.
nnnn
0000
0001
0001
0001
0001
0001
0001
0010
0010
0010
0010
0010
0010
0011
0011
0011
2–5
MPC8313E PowerQUICC
should be considered as reserved.
Table 68
6
0
n
0
0
0
1
1
1
0
0
0
1
1
1
0
0
0
shows the encodings for RCWL[COREPLL]. COREPLL values that are
(PLL off, csb_clk clocks core directly)
Table 68. e300 Core PLL Configuration
core_clk : csb_clk Ratio
™
II Pro Processor Hardware Specifications, Rev. 3
PLL bypassed
1.5:1
1.5:1
1.5:1
2.5:1
2.5:1
2.5:1
n/a
1:1
1:1
1:1
2:1
2:1
2:1
3:1
3:1
3:1
NOTE
1
(PLL off, csb_clk clocks core directly)
VCO Divider (VCOD)
PLL bypassed
n/a
2
4
8
2
4
8
2
4
8
2
4
8
2
4
8
2
Clocking
81