LUPXA255A0E300 Intel, LUPXA255A0E300 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
LUPXA255A0E300
Manufacturer Part Number
LUPXA255A0E300
Description
IC MICRO PROCESSOR 300MHZ 256BGA
Manufacturer
Intel
Specifications of LUPXA255A0E300
Processor Type
XScale®
Speed
300MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
867752
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LUPXA255A0E300
Manufacturer:
ATMEL
Quantity:
230
Company:
Part Number:
LUPXA255A0E300
Manufacturer:
Marvell
Quantity:
360
Company:
Part Number:
LUPXA255A0E300
Manufacturer:
INTEL
Quantity:
624
Intel® PXA255 Processor Specification Update
NO.
NO.
NO.
NO.
25
26
27
28
29
30
31
32
1
2
3
4
5
Document Revision
Document Revision
Developer’s Manual
Developer’s Manual
Developer’s Manual
Developer’s Manual
Developer’s Manual
A0
A0
X
X
X
X
X
X
X
X
278693
278693
278693
278693
278693
Refer
Refer
to:
to:
19
19
20
20
20
20
21
21
NOTE: There are no specification changes at this time.
Summary of Documentation Changes (Sheet 1 of 2)
NOTE: There are no specification changes at this time.
Status
Status
No Fix
No Fix
No Fix
No Fix
No Fix
No Fix
No Fix
No Fix
Summary of Specification Clarifications
Summary of Specification Changes
Summary of Errata (Sheet 2 of 2)
Refer
Refer
to:
to:
24
24
24
25
25
“DMA accesses to 8bit PCMCIA I/O space cause additional reads.”
“Indeterminate results may occur in certain peripherals during a
Frequency change if they are active”
“Slow IrDA Transmit pulse width cropped when SET BREAK is
used”
“Fast Infrared FIR mode fails IrDA spec”
“Asserting MBREQ during the MRS command transfer can cause
SDRAM data corruption”
“Invalid AC’97 interrupt during cold reset”
“GPIO output signals, memory address pins and the memory
controls pins, nOE and nWE, are unpredictable in sleep.”
“Non-branch instruction in vector table may execute twice after a
thumb mode exception”
“The physical address of the Divisor Latch Register High (DLH)
Bit Definitions is incorrect.”
“ROR bit should reset when SSE Bit is cleared”
“'End/Error in FIFO' interrupt occurs at or below trigger level”
“Alternate interface settings not supported in USB.”
“Alternate interface settings not supported in USB.”
Status
Specification Changes
Documentation Changes
Specification Clarifications
ERRATA
Summary of Changes
1