MC68HC000EI8 Freescale Semiconductor, MC68HC000EI8 Datasheet - Page 111
![IC MPU 16BIT 8MHZ 68-PLCC](/photos/31/37/313790/68pin_plcc_sml.jpg)
MC68HC000EI8
Manufacturer Part Number
MC68HC000EI8
Description
IC MPU 16BIT 8MHZ 68-PLCC
Manufacturer
Freescale Semiconductor
Specifications of MC68HC000EI8
Processor Type
M680x0 32-Bit
Speed
8MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PLCC
Family Name
M68000
Device Core
ColdFire
Device Core Size
16/32Bit
Frequency (max)
8MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
68
Package Type
PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68HC000EI8
Manufacturer:
FREESCALE
Quantity:
3 400
Company:
Part Number:
MC68HC000EI8
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68HC000EI8R2
Manufacturer:
FREESCAL
Quantity:
8 831
Company:
Part Number:
MC68HC000EI8R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
7.6 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES
Table 7-8 lists the timing data for the shift and rotate instructions. The total number of
clock periods, the number of read cycles, and the number of write cycles are shown in the
previously described format. The number of clock periods, the number of read cycles, and
the number of write cycles, respectively, must be added to those of the effective address
calculation where indicated by a plus sign (+).
7-6
Table 7-8. Shift/Rotate Instruction Execution Times
M68000 8-/16-/32-BIT MICROPROCESSORS USER'S MANUAL
+Add effective address calculation time.
CLR
NBCD
NEG
NEGX
NOT
Scc
TAS
TST
ASR, ASL
LSR, LSL
ROR, ROL
ROXR, ROXL
+Add effective address calculation time for word operands.
n is the shift count.
Instruction
Instruction
Table 7-7. Single Operand Instruction
Byte, False
Byte, True
Execution Times
Word
Word
Word
Word
Long
Long
Long
Long
Size
Byte
Byte
Byte
Byte
Word
Word
Word
Word
Word
Long
Long
Long
Long
Long
Byte
Byte
Byte
Byte
Byte
Byte
Byte
Size
10+2n (2/0)
10+2n (2/0)
12+n2 (2/0)
10+2n (2/0)
10+2n (2/0)
12+n2 (2/0)
10+2n (2/0)
10+2n (2/0)
12+n2 (2/0)
10+2n (2/0)
10+2n (2/0)
12+n2 (2/0)
Register
Register
10(2/0)
10(2/0)
10(2/0)
10(2/0)
10(2/0)
10(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
8(2/0)
Memory
16(2/2)+
16(2/2)+
16(2/2)+
16(2/2)+
Memory
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
12(2/1)+
14(2/1)+
8(2/0)+
8(2/0)+
8(2/0)+
—
—
—
—
—
—
—
—
MOTOROLA