SB80C186XL20 Intel, SB80C186XL20 Datasheet - Page 41
![no-image](/images/manufacturer_photos/0/3/336/intel_sml.jpg)
SB80C186XL20
Manufacturer Part Number
SB80C186XL20
Description
IC MPU 16-BIT 5V 20MHZ 80-SQFP
Manufacturer
Intel
Datasheet
1.S80C188XL25.pdf
(48 pages)
Specifications of SB80C186XL20
Rohs Status
RoHS non-compliant
Processor Type
80C186
Features
XL suffix, 16-Bit
Speed
20MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
80-SQFP
Other names
808824
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
80C186XL 80C188XL EXPRESS
The Intel EXPRESS system offers enhancements to
the operational specifications of the 80C186XL mi-
croprocessor EXPRESS products are designed to
meet the needs of those applications whose operat-
ing requirements exceed commercial standards
The 80C186XL EXPRESS program includes an ex-
tended temperature range With the commercial
standard temperature range operational character-
istics are guaranteed over the temperature range of
0 C to
option operational characteristics are guaranteed
over the range of
Package types and EXPRESS versions are identified
by a one or two-letter prefix to the part number The
prefixes are listed in Table 10 All AC and DC specifi-
cations not mentioned in this section are the same
for both commercial and EXPRESS parts
Prefix
SB
TA
TN
TR
TS
N
R
A
S
a
70 C With the extended temperature range
Table 10 Prefix Identification
Package
b
SQFP
PLCC
PLCC
Type
PGA
QFP
PGA
QFP
LCC
LCC
40 C to
a
85 C
Temperature
Commercial
Commercial
Commercial
Commercial
Commercial
Extended
Extended
Extended
Extended
Range
80C186XL 80C188XL EXECUTION
TIMINGS
A determination of program execution timing must
consider the bus cycles necessary to prefetch in-
structions as well as the number of execution unit
cycles necessary to execute instructions The fol-
lowing instruction timings represent the minimum ex-
ecution time in clock cycles for each instruction The
timings given are based on the following assump-
tions
All jumps and calls include the time required to fetch
the opcode of the next instruction at the destination
address
All instructions which involve memory accesses can
require one or two additional clocks above the mini-
mum timings shown due to the asynchronous hand-
shake between the bus interface unit (BIU) and exe-
cution unit
With a 16-bit BIU the 80C186XL has sufficient bus
performance to ensure that an adequate number of
prefetched bytes will reside in the queue (6 bytes)
most of the time Therefore actual program execu-
tion time will not be substantially greater than that
derived from adding the instruction timings shown
The 80C188XL 8-bit BIU is limited in its performance
relative to the execution unit A sufficient number of
prefetched bytes may not reside in the prefetch
queue (4 bytes) much of the time Therefore actual
program execution time will be substantially greater
than that derived from adding the instruction timings
shown
The opcode along with any data or displacement
required for execution of a particular instruction
has been prefetched and resides in the queue at
the time it is needed
No wait states or bus HOLDs occur
All word-data is located on even-address bound-
aries (80C186XL only)
80C186XL 80C188XL
41