EZ80L92AZ020EC Zilog, EZ80L92AZ020EC Datasheet - Page 189
EZ80L92AZ020EC
Manufacturer Part Number
EZ80L92AZ020EC
Description
IC WEBSERVER 20MHZ 100LQFP
Manufacturer
Zilog
Datasheet
1.EZ80L92AZ020SG.pdf
(231 pages)
Specifications of EZ80L92AZ020EC
Processor Type
eZ80
Features
High Speed, Single-Cycle Instruction-Fetch
Speed
20MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
269-3167
EZ80L92AZ020EC
EZ80L92AZ020EC
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 189 of 231
- Download datasheet (3Mb)
On-Chip Instrumentation
PS013014-0107
OCI Activation
On-Chip Instrumentation
debugging features. The OCI provides run control, memory and register visibility, com-
plex breakpoints, and trace history features.
The OCI employs all the functions of the ZiLOG Debug Interface (ZDI) as described in
the ZDI section. It also adds the following debug features:
•
•
•
•
•
OCI has the following sections:
1. JTAG interface.
2. ZDI debug control.
3. Trace buffer memory.
4. Complex triggers.
The OCI features clock initialization circuitry so that external debug hardware can be
detected during power up. The external debugger must drive the OCI clock pin (TCK)
Low at least two system clock cycles prior to the end of the RESET to activate the OCI
block. If TCK is High at the end of the RESET, the OCI block shuts down so that it does
not draw power in normal product operation. When the OCI is shut down, ZDI is enabled
directly and can be accessed through the clock (TCK) and data (TDI) pins. For more infor-
mation on ZDI, see
1. On-Chip Instrumentation and OCI are trademarks of First Silicon Solutions, Inc.
2. The eZ80L92 MCU does not contain the boundary scan register required for 1149.1 compliance.
Control through a 4-pin JTAG port that conforms to IEEE Standard 1149.1 (Test Ac-
cess Port and Boundary-Scan Architecture)
Complex break-point trigger functions.
Break-point enhancements, such as the ability to:
–
–
–
–
Trace history buffer.
Software break-point instruction.
Define two break-point addresses that form a range.
Break on masked data values.
Start or stop trace.
Assert a trigger output signal.
ZiLOG Debug Interface
1
(OCI™) for the ZiLOG eZ80 CPU core enables powerful
on page 160.
2
.
Product Specification
On-Chip Instrumentation
eZ80L92 MCU
183
Related parts for EZ80L92AZ020EC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Manufacturer:
Zilog, Inc.
Datasheet: