SPC5200CBV400 Freescale Semiconductor, SPC5200CBV400 Datasheet - Page 65

• Manufacturer Part Number: SPC5200CBV400
• Description: IC MPU 32BIT 400MHZ 272-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of SPC5200CBV400

• Processor Type: MPC52xx PowerPC 32-Bit
• Speed: 400MHz
• Voltage: 1.5V
• Mounting Type: Surface Mount
• Package / Case: 272-PBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -

The relationship between VDD_IO_MEM and VDD_IO is non-critical during power-up and power-down sequences.
VDD_IO_MEM (2.5 V or 3.3 V) and VDD_IO are specified relative to VDD_CORE.
3.1.1
If VDD_IO/VDD_IO_MEM are powered up with the VDD_CORE at 0 V, the sense circuits in the I/O pads cause all pad output
drivers connected to the VDD_IO/VDD_IO_MEM to be in a high-impedance state. There is no limit to how long after
VDD_IO/VDD_IO_MEM powers up before VDD_CORE must power up. VDD_CORE should not lead the VDD_IO,
VDD_IO_MEM or PLL_AVDD by more than 0.4 V during power ramp up or there will be high current in the internal ESD
protection diodes. The rise times on the power supplies should be slower than 1 microsecond to avoid turning on the internal
ESD protection clamp diodes.
The recommended power up sequence is as follows:
Use one microsecond or slower rise time for all supplies.
VDD_CORE/PLL_AVDD and VDD_IO/VDD_IO_MEM should track up to 0.9 V and then separate for the completion of
ramps with VDD_IO/VDD_IO_MEM going to the higher external voltages. One way to accomplish this is to use a low drop-out
voltage regulator.
3.1.2
If VDD_CORE/PLL_AVDD are powered down first, sense circuits in the I/O pads cause all output drivers to be in a high
impedance state. There is no limit on how long after VDD_CORE and PLL_AVDD power down before VDD_IO or
VDD_IO_MEM must power down. VDD_CORE should not lag VDD_IO, VDD_IO_MEM, or PLL_AVDD going low by more
than 0.5 V during power down or there will be undesired high current in the ESD protection diodes. There are no requirements
for the fall times of the power supplies.
The recommended power down sequence is as follows:
3.2
Each of the independent PLL power supplies require filtering external to the device. The following drawing is a
recommendation for the required filter circuit.
3.3
The MPC5200B requires external pull-up or pull-down resistors on certain pins.
3.3.1
The MPC5200B requires pull-down resistors on the test pins TEST_MODE_0, TEST_MODE_1, TEST_SEL_1.
Freescale Semiconductor
1.
2.
Drop VDD_CORE/PLL_AVDD to 0 V.
Drop VDD_IO/VDD_IO_MEM supplies.
System and CPU Core AVDD Power Supply Filtering
Pull-up/Pull-down Resistor Requirements
Power Up Sequence
Power Down Sequence
Pull-down Resistor Requirements for TEST pins
Power
Supply
source
10 Ω
Figure 52. Power Supply Filtering
10 μF
MPC5200B Data Sheet, Rev. 4
200–400 pF
< 1 Ω
AVDD device pin
65