Z8018006VEC Zilog, Z8018006VEC Datasheet - Page 45

• Manufacturer Part Number: Z8018006VEC
• Description: IC 6MHZ Z180 CMOS ENH MPU 68PLCC
• Manufacturer: Zilog

Specifications of Z8018006VEC

• Processor Type: Z180
• Features: 8-Bit, Enhanced Z80 Megacell
• Speed: 6MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 68-LCC (J-Lead)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 269-3007

PS014004-1106
ASCI Transmit Data Registers
Data can be written into and read from the ASCI Transmit Data Register. If data is read from
the ASCI Transmit Data Register, the ASCI data transmit operation is not affected by this
READ
ASCI Receive Shift Register 0,1 (RSR0, RSR1)—
the
(
overrun error occurs. This register is not program accessible.
ASCI Receive Data FIFO 0,1 (RDR0, RDR1)—
Data Register is a
in
(FIFO) memory. The oldest character in the FIFO (if any) can be read from the Receive Data
Register (
The ASCI receiver is well buffered.
Register addresses
respectively.
Channel 0
Mnemonics TDR0 (Address 06h)
RDR
RSR
RxA
) if it is empty. If
operation.
, it is automatically transferred to the 4 character Receive Data First-In First-Out
pin. When full, data is automatically transferred to the ASCI Receive Data Register
RDR
). The next incoming data byte can be shifted into
—-
7
READ-ONLY
Figure 28. ASCI Register Channel 0
06h
6
—
RSR
and
—-
5
07h
is not empty when the next incoming data byte is shifted in, an
—
—
4
hold the ASCI transmit data for channel 0 and channel 1,
register. When a complete incoming data byte is assembled
ASCI Transmit Channel 0
—
3
2
—
—
I/O Address =
1
This register receives data shifted in on
08h
RSR
,
09h
Microprocessor Unit
while the FIFO is full.
. The ASCI Receive
Architecture
Z80180
39