Z8S18020PSG Zilog, Z8S18020PSG Datasheet - Page 17
![IC Z180 MPU 64-DIP](/photos/6/76/67666/z8s18020psg_sml.jpg)
Z8S18020PSG
Manufacturer Part Number
Z8S18020PSG
Description
IC Z180 MPU 64-DIP
Manufacturer
Zilog
Datasheet
1.Z8S18010PSG.pdf
(71 pages)
Specifications of Z8S18020PSG
Processor Type
Z180
Features
Enhanced Z180
Speed
20MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
64-DIP (0.750", 19.05mm)
Processor Series
Z8S180X
Core
Z80
Data Bus Width
8 bit
Maximum Clock Frequency
20 MHz
Number Of Timers
2
Operating Supply Voltage
0 V to 3.3 V
Maximum Operating Temperature
+ 70 C
Mounting Style
Through Hole
Development Tools By Supplier
Z8S18000ZEM
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-4301
Z8S18020PSG
Z8S18020PSG
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z8S18020PSG
Manufacturer:
Zilog
Quantity:
201
ZiLOG
is descended from two different “ancestor” processors,
ZiLOG’s original Z80 and the Hitachi 64180. The Operat-
ing Mode Control Register (OMCR), illustrated in Figure
8, can be programmed to select between certain Z80 and
64180 differences.
The Z8S180/Z8L180
set to a
When
code fetch cycles, Interrupt Acknowledge cycles, and the
first machine cycle of an
On the Z8S180/Z8L180, this choice makes the processor
fetch a
from a zero-wait-state memory location, the processor uses
three clock bus cycles. These bus cycles are not fully Z80-
timing compatible.
When
ing the instruction fetch cycles. After fetching a
struction with normal timing, the processor goes back and
refetches the instruction using fully Z80-compatible cycles
that include driving
by some external Z80 peripherals to properly decode the
quence when
instruction. Figure 9 and Table 5 show the
1
during
instruction one time. When fetching a
1
0
, the
, the processor does not drive
is
This bit controls the
0
.
Low. This option may be required
output is asserted Low during op-
.
acknowledge.
output and is
Low dur-
se-
in-