PIC12F508-I/P Microchip Technology, PIC12F508-I/P Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC12F508-I/P
Manufacturer Part Number
PIC12F508-I/P
Description
IC MCU FLASH 512X12 8DIP
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F509T-ISN.pdf
(110 pages)
2.PIC12F509T-ISN.pdf
(4 pages)
3.PIC12F509T-ISN.pdf
(20 pages)
4.PIC12F509-EMC.pdf
(106 pages)
Specifications of PIC12F508-I/P
Program Memory Type
FLASH
Program Memory Size
768B (512 x 12)
Package / Case
8-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
5
Ram Size
25 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC12F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
25 B
Interface Type
RS- 232/USB
Maximum Clock Frequency
4 MHz
Number Of Programmable I/os
6
Number Of Timers
1
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DV164101, DM163014, DV164120, DM163029
Minimum Operating Temperature
- 40 C
Package
8PDIP
Device Core
PIC
Family Name
PIC12
Maximum Speed
4 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AC162059 - HEADER INTRFC MPLAB ICD2 8/14PINDM163029 - BOARD PICDEM FOR MECHATRONICSDVA12XP080 - ADAPTER DEVICE FOR MPLAB-ICEAC124001 - MODULE SKT PROMATEII 8DIP/SOIC
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC12F508-I/P
Manufacturer:
Grayhill
Quantity:
101
Part Number:
PIC12F508-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
PIC12F508/509
3.1.2.1
After receiving this command, the chip will load in a
14-bit “data word” when 16 cycles are applied, as
described previously. Because this is a 12-bit core, the
two MSbs of the data word are ignored. A timing
diagram for the Load Data command is shown in
Figure 3-1.
FIGURE 3-2:
3.1.2.2
After receiving this command, the chip will transmit
data bits out of the program memory (user or
configuration) currently addressed, starting with the
second rising edge of the clock input. The data pin will
go into Output mode on the second rising clock edge,
and it will revert to Input mode (high-impedance) after
the 16th rising edge. Because this is a 12-bit core, the
two MSbs of the 14-bit word will be read as ‘0’s.
If the program memory is code-protected (CP = 0),
portions of the program memory will be read as zeros.
See Section 5.0 “Code Protection” for details.
FIGURE 3-3:
DS41227E-page 4
ICSPCLK
ICSPDAT
ICSPCLK
ICSPDAT
Load Data For Program Memory
Read Data From Program Memory
1
1
LOAD DATA COMMAND (PROGRAM/VERIFY)
READ DATA FROM PROGRAM MEMORY COMMAND
0
0
1
T
SET
2
0
1
2
1
1
T
3
SET
T
0
3
HLD
input
1
T
1
HLD
4
0
0
4
1
5
5
x
x
Preliminary
T
6
DLY
x
6
x
T
T
1
T
DLY
DLY
DLY
2
2
1
1
strt_bit
1
strt_bit
2
2
LSb
LSb
T
3
T
SET
DLY
3
-+
T
1
3
HLD
4
1
4
output
© 2007 Microchip Technology Inc.
5
5
15
MSb
15
16
MSb
stp_bit
16
stp_bit
input