AT94K05AL-25BQU Atmel, AT94K05AL-25BQU Datasheet - Page 72

IC FPSLIC 5K GATE 25MHZ 144-LQFP

AT94K05AL-25BQU

Manufacturer Part Number
AT94K05AL-25BQU
Description
IC FPSLIC 5K GATE 25MHZ 144-LQFP
Manufacturer
Atmel
Series
FPSLIC®r
Datasheet

Specifications of AT94K05AL-25BQU

Core Type
8-bit AVR
Speed
25MHz
Interface
I²C, UART
Program Sram Bytes
4K-16K
Fpga Sram
2kb
Data Sram Bytes
4K ~ 16K
Fpga Core Cells
256
Fpga Gates
5K
Fpga Registers
436
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
For Use With
ATSTK594 - BOARD FPSLIC DAUGHTER FOR STK500
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT94K05AL-25BQU
Manufacturer:
Atmel
Quantity:
10 000
Figure 4-16. Block Diagram
72
TDI
TDO
TCK
TMS
AT94KAL Series FPSLIC
CONTROLLER
M
U
X
TAP
JTAG INSTRUCTION
DEVICE BOUNDARY
BREAKPOINT
SCAN CHAIN
SCAN CHAIN
AVR RESET
REGISTER
DEVICE ID
REGISTER
REGISTER
When the JTAGEN bit is unprogrammed, these four TAP pins revert to normal operation. When
programmed, the input TAP signals are internally pulled High and the JTAG is enabled for
Boundary-Scan. System Designer sets this bit by default.
For the On-Chip Debug system, in addition the RESET pin is monitored by the debugger to be
able to detect external reset sources. The debugger can also pull the RESET pin Low to reset
the whole system, assuming only open collectors on reset line are used in the application.
BYPASS
ADDRESS
DECODER
RESET CONTROL
PROGRAM/DATA
AND CONTROL
BREAKPOINT
OCD STATUS
SCAN CHAIN
SCAN CHAIN
FPGA-SRAM
FPGA-AVR
SRAM
UNIT
UNIT
M
U
X
2-wire Serial
PORT E
INTERNAL
FLOW CONTROL
CHAIN
SCAN
UNIT
AVR BOUNDARY-SCAN CHAIN
PC
Instruction
COMMUNICATION
OCD / AVR CORE
PERIPHERAL
INTERFACE
AVR CPU
DIGITAL
UNITS
1138I–FPSLI–1/08

Related parts for AT94K05AL-25BQU