XC4008E-4PQ160I Xilinx Inc, XC4008E-4PQ160I Datasheet - Page 58
![no-image](/images/no-image-200.jpg)
XC4008E-4PQ160I
Manufacturer Part Number
XC4008E-4PQ160I
Description
IC FPGA I-TEMP 5V 4SPD 160-PQFP
Manufacturer
Xilinx Inc
Series
XC4000E/Xr
Datasheet
1.XC4005E-4PC84C.pdf
(68 pages)
Specifications of XC4008E-4PQ160I
Number Of Logic Elements/cells
770
Number Of Labs/clbs
324
Total Ram Bits
10368
Number Of I /o
129
Number Of Gates
8000
Voltage - Supply
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
160-BQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC4008E-4PQ160I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
XC4000E and XC4000X Series Field Programmable Gate Arrays
Master Parallel Modes
In the two Master Parallel modes, the lead FPGA directly
addresses an industry-standard byte-wide EPROM, and
accepts eight data bits just before incrementing or decre-
menting the address outputs.
The eight data bits are serialized in the lead FPGA, which
then presents the preamble data—and all data that over-
flows the lead device—on its DOUT pin. There is an inter-
nal delay of 1.5 CCLK periods, after the rising CCLK edge
that accepts a byte of data (and also changes the EPROM
address) until the falling CCLK edge that makes the LSB
(D0) of this byte appear at DOUT. This means that DOUT
changes on the falling CCLK edge, and the next FPGA in
the daisy chain accepts data on the subsequent rising
CCLK edge.
The PROM address pins can be incremented or decre-
mented, depending on the mode pin settings. This option
allows the FPGA to share the PROM with a wide variety of
microprocessors and micro controllers. Some processors
must boot from the bottom of memory (all zeros) while oth-
ers must boot from the top. The FPGA is flexible and can
load its configuration bitstream from either end of the mem-
ory.
Master Parallel Up mode is selected by a <100> on the
mode pins (M2, M1, M0). The EPROM addresses start at
00000 and increment.
6-62
Figure 54: Master Parallel Mode Circuit Diagram
PROGRAM
NOTE:M0 can be shorted
to Ground if not used
as I/O.
4.7K
VCC
Product Obsolete or Under Obsolescence
4.7K
DATA BUS
DOUT
INIT
PROGRAM
D7
D6
D5
D4
D3
D2
D1
D0
M0
HIGH
LOW
M1
or
N/C
M2
DONE
CCLK
A16
A17
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
8
. . .
. . .
. . .
. . .
. . .
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
OE
CE
TO DIN OF OPTIONAL
DAISY-CHAINED FPGAS
TO CCLK OF OPTIONAL
DAISY-CHAINED FPGAS
(OR LARGER)
EPROM
(8K x 8)
D7
D6
D5
D4
D3
D2
D1
D0
USER CONTROL OF HIGHER
ORDER PROM ADDRESS BITS
CAN BE USED TO SELECT BETWEEN
ALTERNATIVE CONFIGURATIONS
Master Parallel Down mode is selected by a <110> on the
mode pins. The EPROM addresses start at 3FFFF and
decrement.
Additional Address lines in XC4000 devices
The XC4000X devices have additional address lines
(A18-A21) allowing the additional address space required
to daisy-chain several large devices.
The extra address lines are programmable in XC4000EX
devices. By default these address lines are not activated. In
the default mode, the devices are compatible with existing
XC4000 and XC4000E products. If desired, the extra
address lines can be used by specifying the address lines
option in bitgen as 22 (bitgen -g AddressLines:22). The
lines (A18-A21) are driven when a master device detects,
via the bitstream, that it should be using all 22 address
lines. Because these pins will initially be pulled high by
internal pull-ups, designers using Master Parallel Up mode
should use external pull down resistors on pins A18-A21. If
Master Parallel Down mode is used external resistors are
not necessary.
All 22 address lines are always active in Master Parallel
modes with XC4000XL devices. The additional address
lines behave identically to the lower order address lines. If
the Address Lines option in bitgen is set to 18, it will be
ignored by the XC4000XL device.
The additional address lines (A18-A21) are not available in
the PC84 package.
DONE
DIN
CCLK
PROGRAM
M0
XC4000E/X
SLAVE
N/C
M1
M2
DOUT
INIT
May 14, 1999 (Version 1.6)
X9026
R