XC5VLX220-2FFG1760C Xilinx Inc, XC5VLX220-2FFG1760C Datasheet - Page 344

IC FPGA VIRTEX-5 220K 1760FBGA

XC5VLX220-2FFG1760C

Manufacturer Part Number
XC5VLX220-2FFG1760C
Description
IC FPGA VIRTEX-5 220K 1760FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXr

Specifications of XC5VLX220-2FFG1760C

Number Of Logic Elements/cells
221184
Number Of Labs/clbs
17280
Total Ram Bits
7077888
Number Of I /o
800
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1760-BBGA, FCBGA
Package
1760FCBGA
Family Name
Virtex®-5
Device Logic Units
221184
Typical Operating Supply Voltage
1 V
Maximum Number Of User I/os
800
Ram Bits
7077888
For Use With
HW-AFX-FF1760-500-G - BOARD DEV VIRTEX 5 FF1760
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX220-2FFG1760C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX220-2FFG1760C
Manufacturer:
XILINX
0
Part Number:
XC5VLX220-2FFG1760C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Chapter 7: SelectIO Logic Resources
OLOGIC Resources
344
X-Ref Target - Figure 7-21
Instantiating Multiple IDELAYCTRLs Without LOC Constraints
Instantiating multiple IDELAYCTRL instances without LOC properties is prohibited. If
this occurs, an error is issued by the implementation tools.
OLOGIC consists of two major blocks, one to configure the output data path and the other
to configure the 3-state control path. These two blocks have a common clock (CLK) but
different enable signals, OCE and TCE. Both have asynchronous and synchronous set and
reset (SR and REV signals) controlled by an independent SRVAL attribute as described in
the
RST_NOLOC
Table 7-1
REFCLK
and
Figure 7-21: Mixed Instantiation of IDELAYCTRL Elements
Table
.
.
.
.
.
.
rst_1
rst_2
rst_n
7-2.
www.xilinx.com
.
.
.
all IDELAYCTRL
Replicated for
Instantiated without
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
REFCLK
RST
IDELAYCTRL_noloc
IDELAYCTRL_noloc
IDELAYCTRL_noloc
Instantiated with
LOC Constraint
LOC Constraint
IDELAYCTRL_1
IDELAYCTRL_2
IDELAYCTRL_n
sites
.
.
.
.
.
.
RDY
RDY
RDY
RDY
RDY
RDY
Auto-generated
by mapper tool
rdy_1
rdy_2
rdy_n
.
.
.
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
RDY_NOLOC
ug190_7_16_041306

Related parts for XC5VLX220-2FFG1760C