XC5VSX50T-3FFG1136C Xilinx Inc, XC5VSX50T-3FFG1136C Datasheet - Page 26
![IC FPGA VIRTEX-5 50K 1136FBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX50T-3FFG1136C
Manufacturer Part Number
XC5VSX50T-3FFG1136C
Description
IC FPGA VIRTEX-5 50K 1136FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX50T-3FFG1136C
Number Of Logic Elements/cells
52224
Number Of Labs/clbs
4080
Total Ram Bits
4866048
Number Of I /o
480
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1136-BBGA, FCBGA
For Use With
HW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX50T-3FFG1136C
Manufacturer:
XILINX
Quantity:
268
Company:
Part Number:
XC5VSX50T-3FFG1136C
Manufacturer:
Xilinx Inc
Quantity:
10 000
System Monitor Analog-to-Digital Converter Specification
Table 51: Analog-to-Digital Specifications
DS202 (v5.3) May 5, 2010
Product Specification
AV
DC Accuracy: All external input channels such as V
and Common Mode = 0V
Resolution
Integral Nonlinearity
Differential Nonlinearity
Unipolar Offset Error
Bipolar Offset Error
Gain Error
Bipolar Gain Error
Total Unadjusted Error
(Uncalibrated)
Total Unadjusted Error
(Calibrated)
Calibrated Gain Temperature
Coefficient
DC Common-Mode Reject
Conversion Rate
Conversion Time - Continuous
Conversion Time - Event
T/H Acquisition Time
DRP Clock Frequency
ADC Clock Frequency
CLK Duty cycle
Analog Inputs
Dedicated Analog Inputs
Input Voltage Range
V
Auxiliary Analog Inputs
Input Voltage Range
V
/V
Input Leakage Current
Input Capacitance
On-chip Supply Monitor Error
On-chip Temperature Monitor
Error
AUXP[0]
P
AUXN[15]
DD
- V
= 2.5V ± 2%, V
N
/V
Parameter
(1)
AUXN[0]
(3)
(2)
(1)
to V
(1)
(1)
REFP
AUXP[15]
= 2.5V, V
INL
DNL
TUE
TUE
CMRR
t
t
t
DCLK
ADCCLK
CONV
CONV
ACQ
Symbol
REFN
DC
= 0V, ADCCLK = 5.2 MHz, T
No missing codes (T
Guaranteed Monotonic
Uncalibrated
Uncalibrated measured in bipolar mode
Uncalibrated
Uncalibrated measured in bipolar mode
Deviation from ideal transfer function.
V
Deviation from ideal transfer function.
V
Variation of FS code with temperature
V
V
Number of CLK cycles
Number of CLK cycles
Number of CLK cycles
DRP clock frequency
Derived from DCLK
Unipolar Operation
Differential Inputs
Unipolar Common Mode Range (FS input)
Differential Common Mode Range (FS input)
Bandwidth
Unipolar Operation
Differential Operation
Unipolar Common Mode Range (FS input)
Differential Common Mode Range (FS input)
Bandwidth
A/D not converting, ADCCLK stopped
V
–40°C to +125°C with calibration enabled
REFP
REFP
N
P
CCINT
– V
= V
P
/V
N
– V
– V
CM
and V
N
=
Comments/Conditions
REFN
REFN
=
and V
100mV
0.5V ± 0.5V,
www.xilinx.com
CCAUX
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
=
=
AUXP
2.5V
2.5V
with calibration enabled
MIN
[15:0]/V
A
to T
= T
MIN
MAX
AUXN
to T
)
[15:0], Unipolar Mode,
MAX
, Typical values at T
–0.25
–0.25
+0.3
+0.3
Min
10
26
40
4
8
1
0
0
0
0
±0.01
±0.2
±0.2
±1.0
Typ
±10
±2
±2
±1
70
20
10
10
A
=+25°C
+0.25
+0.25
Max
±0.9
+0.5
+0.7
+0.5
+0.7
±1.0
±30
±30
250
5.2
±2
±2
±2
±2
32
21
60
±4
1
1
% Reading
LSB/°C
Units
LSBs
LSBs
LSBs
LSBs
LSBs
LSBs
Volts
Volts
MHz
MHz
MHz
kHz
Bits
dB
µA
pF
°C
%
%
%
26