XC4VFX40-11FFG672I Xilinx Inc, XC4VFX40-11FFG672I Datasheet - Page 394
XC4VFX40-11FFG672I
Manufacturer Part Number
XC4VFX40-11FFG672I
Description
IC FPGA VIRTEX-4 FX 40K 672-FBGA
Manufacturer
Xilinx Inc
Series
Virtex™-4r
Specifications of XC4VFX40-11FFG672I
Number Of Logic Elements/cells
41904
Number Of Labs/clbs
4656
Total Ram Bits
2654208
Number Of I /o
352
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
672-BBGA, FCBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC4VFX40-11FFG672I
Manufacturer:
AD
Quantity:
967
Company:
Part Number:
XC4VFX40-11FFG672I
Manufacturer:
XilinxInc
Quantity:
3 000
Company:
Part Number:
XC4VFX40-11FFG672I
Manufacturer:
Xilinx Inc
Quantity:
10 000
- Current page: 394 of 406
- Download datasheet (6Mb)
Chapter 8: Advanced SelectIO Logic Resources
394
OSERDES Latencies
OSERDES Timing Model and Parameters
The input to output latencies of OSERDES blocks depend on the DATA_RATE and
DATA_WIDTH attributes. Latency is defined as a period of time between the following
two events: (a) when the rising edge of CLKDIV clocks the data at inputs D1–D6 into the
OSERDES, and (b) when the first bit of the serial stream appears at OQ.
summarizes the various OSERDES latency values.
Table 8-11: OSERDES Latencies
This section discusses all timing models associated with the OSERDES primitive.
Table 8-12
characteristics in the
Table 8-12: OSERDES Switching Characteristics
Setup/Hold
Sequential Delays
Combinatorial
T
T
T
T
T
T
T
T
T
DATA_RATE
OSDCK_D
OSDCK_T
OSDCK_T
OSCCK_OCE
OSCCK_TCE
OSCKO_OQ
OSCKO_TQ
OSCO_OQ
OSCO_TQ
DDR
SDR
describes the function and control signals of the OSERDES switching
Symbol
/T
/T
/T
/T
/T
OSCKD_T
OSCKD_T
OSCKD_D
OSCKC_TCE
OSCKC_OCE
Virtex-4 Data
DATA_WIDTH
www.xilinx.com
10:1
2:1
3:1
4:1
5:1
6:1
7:1
8:1
4:1
6:1
8:1
D input setup/hold with respect to CLKDIV
T input setup/hold with respect to CLK
T input setup/hold with respect to CLKDIV
OCE input setup/hold with respect to CLK
TCE input setup/hold with respect to CLK
Clock to Out from CLK to OQ
Clock to Out from CLK to TQ
Asynchronous Reset to OQ
Asynchronous Reset to TQ
Sheet.
1 CLK cycle
3 CLK cycles
4 CLK cycles
4 CLK cycles
5 CLK cycles
5 CLK cycles
6 CLK cycles
1 CLK cycle
3 CLK cycles
4 CLK cycles
4 CLK cycles
Description
UG070 (v2.6) December 1, 2008
Latency
Virtex-4 FPGA User Guide
Table 8-11
R
Related parts for XC4VFX40-11FFG672I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC FPGA VIRTEX-4 FX 40K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 40K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 40K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 40K 672-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 40K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 40K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 40K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4 FX 40K 1152FBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 1152FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 672FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC FPGA VIRTEX-4FX 1152FFBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
FPGA Virtex®-4 Family 41904 Cells 90nm (CMOS) Technology 1.2V 672-Pin FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet: