XC5VSX35T-1FF665C Xilinx Inc, XC5VSX35T-1FF665C Datasheet - Page 158
![IC FPGA VIRTEX-5 35K 665FCBGA](/photos/6/73/67306/xilinx-_1136-fbga_sml.jpg)
XC5VSX35T-1FF665C
Manufacturer Part Number
XC5VSX35T-1FF665C
Description
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 SXTr
Datasheets
1.XC5VLX30-1FFG324C.pdf
(91 pages)
2.XC5VLX30-1FFG324C.pdf
(13 pages)
3.XC5VLX30-1FFG324C.pdf
(385 pages)
Specifications of XC5VSX35T-1FF665C
Number Of Logic Elements/cells
34816
Number Of Labs/clbs
2720
Total Ram Bits
3096576
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
665-BBGA, FCBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC5VSX35T-1FF665C
Manufacturer:
XILINX
Quantity:
101
Company:
Part Number:
XC5VSX35T-1FF665C
Manufacturer:
XILINX
Quantity:
128
Company:
Part Number:
XC5VSX35T-1FF665C
Manufacturer:
Xilinx Inc
Quantity:
10 000
- XC5VLX30-1FFG324C PDF datasheet
- XC5VLX30-1FFG324C PDF datasheet #2
- XC5VLX30-1FFG324C PDF datasheet #3
- Current page: 158 of 385
- Download datasheet (14Mb)
Chapter 4: Block RAM
Built-in Error Correction
158
Connecting FIFOs in Parallel to Increase Width
As shown in
design. CLB logic is used to implement the AND/OR gates. All the FIFO AFULL signals
must be ORed together to created the output AFULL signal and all the FIFO EMPTY
signals must be ORed together to created the output EMPTY signal. The maximum
frequency is limited by the logic gate feedback path.
X-Ref Target - Figure 4-27
Each simple dual-port block RAM can be configured as a single 512 x 64 RAM with built in
Hamming code error correction, using the extra eight bits in the 72-bit wide RAM. The
operation is transparent to the user.
Eight protection bits (ECCPARITY) are generated during each write operation and stored
with the 64-bit data into the memory. These ECCPARITY bits are used during each read
operation to correct any single-bit error, or to detect (but not correct) any double-bit error.
The ECCPARITY bits are written into the memory and output to the FPGA fabric at each
rising edge of the WRCLK. There are no optional output registers available on the
ECCPARITY output bits.
During each read operation, 72 bits of data (64 bits of data and an 8-bit parity) are read
from the memory and fed into the ECC decoder. The ECC decoder generates two status
outputs (SBITERR and DBITERR) that are used to indicate the three possible read results:
No error, single-bit error corrected, double-bit error detected. In the standard ECC mode,
the read operation does not correct the error in the memory array, it only presents corrected
data on DO. To improve F
available for data output (DO), SBITERR, and DBITERR.
This ECC configuration option is available with a 36K block RAM simple dual-port
primitive (RAMB36SDP) or a 36K FIFO primitive (FIFO36_72). A Virtex-4 FPGA ECC 18K
block RAM mapped for a Virtex-5 FPGA design will occupy the entire RAMB36 site.
FIFO36_72 supports standard ECC mode only.
DIN<143:72>
DIN<71:0>
WRCLK
RDCLK
WREN
RDEN
Figure 4-27: Example: Connecting FIFOs in Parallel to Increase Width
512 x 144 FIFO
Figure
4-27, the Virtex-5 FPGA FIFO36 can be connected to add width to the
www.xilinx.com
MAX
, optional registers controlled by the DO_REG attribute are
DIN<71:0>
WREN
RDEN
WRCLK
RDCLK
DIN<71:0>
WREN
RDEN
WRCLK
RDCLK
FIFO #1
FIFO #2
DOUT<71:0>
DOUT<71:0>
EMPTY
EMPTY
AFULL
AFULL
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
DOUT<71:0>
EMPTY
DOUT<143:72>
AFULL
ug190_4_24_012706
Related parts for XC5VSX35T-1FF665C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC5VSX35T-1FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-X1FFG665C](/images/no-image3.png)
Part Number:
Description:
IC FPGA VIRTEX 5 35K 665FFGBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-2FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-2FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-1FF665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-1FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-2FF665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-2FFG665I](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-3FF665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-3FFG665C](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC5VSX35T-1FFG665CES](/photos/6/73/67306/xilinx-_1136-fbga_tmb.jpg)
Part Number:
Description:
IC FPGA VIRTEX-5 ES 35K 665FCBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet: