XC2VP7-6FFG672I Xilinx Inc, XC2VP7-6FFG672I Datasheet - Page 133
Manufacturer Part Number
IC FPGA VIRTEX-II PRO 672-FBGA
Specifications of XC2VP7-6FFG672I
Number Of Logic Elements/cells
Number Of Labs/clbs
Total Ram Bits
Number Of I /o
Voltage - Supply
1.425 V ~ 1.575 V
-40°C ~ 100°C
Package / Case
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
Table 4: Virtex-II Pro Pin Definitions (Continued)
DS083 (v4.7) November 5, 2007
M2, M1, M0
These are clock input pins that connect to Global Clock Buffers. These pins become
regular user I/Os when not needed for clocks.
These pins can be used to clock the RocketIO transceiver. See the
Transceiver User Guide
This pin is for the DCI voltage reference resistor of P transistor (per bank).
This pin is for the DCI voltage reference resistor of N transistor (per bank).
These are input threshold voltage pins. They become user I/Os when an external
threshold voltage is not needed (per bank).
Configuration clock. Output in Master mode or Input in Slave mode.
Active Low asynchronous reset to configuration logic. This pin has a permanent weak
DONE is a bidirectional signal with an optional internal pull-up resistor. As an output,
this pin indicates completion of the configuration process. As an input, a Low level on
DONE can be configured to delay the start-up sequence.
Configuration mode selection. Pin is biased by V
should not connect to 3.3V unless 100Ω series resistors are used. The mode pins are
not to be toggled (changed) while in operation during and after configuration.
Enable I/O pull-ups during configuration.
Boundary Scan Clock. This pin is 3.3V compatible.
Boundary Scan Data Input. This pin is 3.3V compatible.
Boundary Scan Data Output. Pin is open-drain and can be pulled up to 3.3V. It is
recommended that the external pull-up be greater than 200Ω. There is no internal
Boundary Scan Mode Select. This pin is 3.3V compatible.
Active Low power-down pin (unsupported). Driving this pin Low can adversely affect
device operation and configuration. PWRDWN_B is internally pulled High, which is its
default state. It does not require an external pull-up.
Temperature-sensing diode pins (Anode: DXP, Cathode: DXN).
Decryptor key memory backup supply. (Connect to V
Reserved pin - do not connect.
Power-supply pins for the output drivers (per bank).
Power-supply pins for auxiliary circuits.
Power-supply pins for the internal core logic.
Analog power supply for receive circuitry of the RocketIO MGT (2.5V).
Analog power supply for transmit circuitry of the RocketIO MGT (2.5V).
Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Pinout Information
for design guidelines and BREFCLK-specific pins, by device.
(must be 2.5V). These pins
or GND if battery not
Module 4 of 4