XC2V1000-4BGG575I Xilinx Inc, XC2V1000-4BGG575I Datasheet - Page 30

no-image

XC2V1000-4BGG575I

Manufacturer Part Number
XC2V1000-4BGG575I
Description
IC FPGA VIRTEX-II 2M 575-MBGA
Manufacturer
Xilinx Inc
Series
Virtex™-IIr
Datasheet

Specifications of XC2V1000-4BGG575I

Number Of Labs/clbs
1280
Total Ram Bits
737280
Number Of I /o
328
Number Of Gates
1000000
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
575-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Logic Elements/cells
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2V1000-4BGG575I
Manufacturer:
MICRON
Quantity:
2 100
Part Number:
XC2V1000-4BGG575I
Manufacturer:
XILINX
Quantity:
648
Part Number:
XC2V1000-4BGG575I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC2V1000-4BGG575I
Manufacturer:
XILINX
0
Table 15: Dual-Port Mode Configurations
DS031-2 (v3.5) November 5, 2007
Product Specification
Port A
Port B
Port A
Port B
Port A
Port B
Port A
Port B
Port A
Port B
Port A
Port B
Figure 29: 18 Kbit Block SelectRAM Memory in
R
DIP
ADDR
WE
EN
SSR
DI
CLK
18 Kbit Block SelectRAM
512 x 36
512 x 36
16K x 1
16K x 1
1K x 18
1K x 18
Single-Port Mode
8K x 2
8K x 2
4K x 4
4K x 4
2K x 9
2K x 9
DOP
512 x 36
16K x 1
1K x 18
1K x 18
8K x 2
8K x 2
4K x 4
4K x 4
2K x 9
2K x 9
DO
DS031_10_071602
www.xilinx.com
512 x 36
16K x 1
1K x 18
4K x 4
8K x 2
2K x 9
4K x 4
2K x 9
Dual-Port Configuration
As a dual-port RAM, each port of block SelectRAM has
access to a common 18 Kbit memory resource. These are
fully synchronous ports with independent control signals for
each port. The data widths of the two ports can be config-
ured independently, providing built-in bus-width conversion.
Table 15
ports A and B.
If both ports are configured in either 2K x 9-bit, 1K x 18-bit,
or 512 x 36-bit configurations, the 18 Kbit block is accessi-
ble from port A or B. If both ports are configured in either
16K x 1-bit, 8K x 2-bit. or 4K x 4-bit configurations, the
16 K-bit block is accessible from Port A or Port B. All other
configurations result in one port having access to an 18 Kbit
memory block and the other port having access to a 16 K-bit
subset of the memory block equal to 16 Kbits.
Virtex-II Platform FPGAs: Functional Description
illustrates the different configurations available on
512 x 36
16K x 1
1K x 18
2K x 9
8K x 2
4K x 4
512 x 36
16K x 1
1K x 18
8K x 2
512 x 36
16K x 1
Module 2 of 4
22

Related parts for XC2V1000-4BGG575I