XC3S5000-4FGG900I Xilinx Inc, XC3S5000-4FGG900I Datasheet - Page 69
![no-image](/images/no-image-200.jpg)
XC3S5000-4FGG900I
Manufacturer Part Number
XC3S5000-4FGG900I
Description
SPARTAN-3A FPGA 5M STD 900-FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet
1.XC3S50-4VQG100C.pdf
(217 pages)
Specifications of XC3S5000-4FGG900I
Number Of Logic Elements/cells
74880
Number Of Labs/clbs
8320
Total Ram Bits
1916928
Number Of I /o
633
Number Of Gates
5000000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
900-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S5000-4FGG900I
Manufacturer:
XILINX
Quantity:
1 045
Company:
Part Number:
XC3S5000-4FGG900I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S5000-4FGG900I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
- Current page: 69 of 217
- Download datasheet (6Mb)
Table 41: Setup and Hold Times for the IOB Input Path
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Notes:
1.
2.
3.
Setup Times
Hold Times
Set/Reset Pulse Width
T
The numbers in this table are tested using the methodology presented in
Table 31
This setup time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, add the
appropriate Input adjustment from
These hold times require adjustment whenever a signal standard other than LVCMOS25 is assigned to the data Input. If this is true, subtract
the appropriate Input adjustment from
edge.
T
T
Symbol
T
T
RPW_IOB
IOPICKD
IOICKPD
IOPICK
IOICKP
R
and
Table
Time from the setup of data at the Input
pin to the active transition at the ICLK
input of the Input Flip-Flop (IFF). No Input
Delay is programmed.
Time from the setup of data at the Input
pin to the active transition at the IFF’s
ICLK input. The Input Delay is
programmed.
Time from the active transition at the IFF’s
ICLK input to the point where data must
be held at the Input pin. No Input Delay is
programmed.
Time from the active transition at the IFF’s
ICLK input to the point where data must
be held at the Input pin. The Input Delay
is programmed.
Minimum pulse width to SR control input
on IOB
34.
Description
Table
Table
43.
43. When the hold time is negative, it is possible to change the data before the clock’s active
Spartan-3 FPGA Family: DC and Switching Characteristics
www.xilinx.com
LVCMOS25
IOBDELAY = NONE
LVCMOS25
IOBDELAY = IFD
LVCMOS25
IOBDELAY = NONE
LVCMOS25
IOBDELAY = IFD
Conditions
(2)
(2)
(2)
(2)
Table 47
,
,
,
,
and are based on the operating conditions set forth in
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
Device
All
-0.55
-0.29
-0.29
-0.55
-0.55
-0.55
-0.61
-0.68
-2.74
-3.00
-2.90
-3.24
-3.55
-4.57
-4.96
-5.09
1.65
1.37
1.37
1.65
1.65
1.65
1.73
1.82
4.39
4.76
4.63
5.02
5.40
6.68
7.16
7.33
0.66
Min
-5
Speed Grade
-0.55
-0.55
-0.55
-0.55
-0.61
-0.68
-2.74
-3.24
-3.55
-4.57
-4.96
-5.09
-0.29
-0.29
-3.00
-2.90
1.89
1.57
1.57
1.89
1.89
1.89
1.99
2.09
5.04
5.47
5.32
5.76
6.20
7.68
8.24
8.42
0.76
Min
-4
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
69
Related parts for XC3S5000-4FGG900I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S5000-4FGG676C](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
SPARTAN-3A FPGA 5M STD 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-4FGG676I](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3 Family 5M Gates 74880 Cells 630MHz 90nm Technology 1.2V 676-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-4FG900C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3 Family 5M Gates 74880 Cells 630MHz 90nm Technology 1.2V 900-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-5FGG676C](/photos/6/73/67300/b-676_tmb.jpg)
Part Number:
Description:
SPARTAN-3A FPGA 5M 676-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-4FGG900C](/images/no-image3.png)
Part Number:
Description:
SPARTAN-3A FPGA 5M STD 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S5000-5FGG900C](/images/no-image3.png)
Part Number:
Description:
SPARTAN-3A FPGA 5M 900-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9536XL-10VQG44C](/photos/6/70/67071/xc9536xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD .8K 36MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG44C](/photos/6/70/67078/xc9572xl-10vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 10NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10VQG64C](/photos/6/70/67079/xc9572xl-10vqg64c_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 64-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG44C](/photos/6/70/67080/xc2c64a-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 44-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7CPG56C](/photos/6/70/67083/xc2c64a-7cpg56c_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 56-BGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-7VQG44C](/photos/6/70/67084/xc9572xl-7vqg44c_tmb.jpg)
Part Number:
Description:
IC CPLD 72MCRCELL 7.5NS 44VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC2C64A-7VQG100C](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CR-II CPLD 64MCELL 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC9572XL-10TQG100I](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC CPLD 1.6K 72MCELL 100-TQFP
Manufacturer:
Xilinx Inc
Datasheet: