XC3S1000-4FGG320C Xilinx Inc, XC3S1000-4FGG320C Datasheet - Page 67

SPARTAN-3A FPGA 1M STD 320-FBGA

XC3S1000-4FGG320C

Manufacturer Part Number
XC3S1000-4FGG320C
Description
SPARTAN-3A FPGA 1M STD 320-FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet

Specifications of XC3S1000-4FGG320C

Number Of Logic Elements/cells
17280
Number Of Labs/clbs
1920
Total Ram Bits
442368
Number Of I /o
221
Number Of Gates
1000000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
320-BGA
Package
320FBGA
Family Name
Spartan®-3
Device Logic Units
17280
Device System Gates
1000000
Maximum Internal Frequency
630 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
221
Ram Bits
442368
For Use With
122-1502 - KIT STARTER SPARTAN-3 PCI-E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S1000-4FGG320C
Manufacturer:
MAXIM
Quantity:
100
Part Number:
XC3S1000-4FGG320C
Manufacturer:
XILINX
Quantity:
490
Part Number:
XC3S1000-4FGG320C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S1000-4FGG320C
Manufacturer:
XILINX
0
Part Number:
XC3S1000-4FGG320C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S1000-4FGG320C0974
Manufacturer:
XILINX
0
I/O Timing
Table 39: Pin-to-Pin Clock-to-Output Times for the IOB Output Path
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Notes:
1.
2.
3.
4.
Clock-to-Output Times
T
Symbol
ICKOFDCM
The numbers in this table are tested using the methodology presented in
forth in
This clock-to-output time requires adjustment whenever a signal standard other than LVCMOS25 is assigned to the Global Clock
Input or a standard other than LVCMOS25 with 12 mA drive and Fast slew rate is assigned to the data Output. If the former is true,
add the appropriate Input adjustment from
DCM output jitter is included in all measurements.
For minimums, use the values reported by the Xilinx timing analyzer.
T
ICKOF
Table 31
R
When reading from the Output
Flip-Flop (OFF), the time from the
active transition on the Global
Clock pin to data appearing at the
Output pin. The DCM is in use.
When reading from OFF, the time
from the active transition on the
Global Clock pin to data appearing
at the Output pin. The DCM is not
in use.
and
Table
34.
Description
Table
Spartan-3 FPGA Family: DC and Switching Characteristics
43. If the latter is true, add the appropriate Output adjustment from
www.xilinx.com
LVCMOS25
output drive, Fast slew
rate, with DCM
LVCMOS25
output drive, Fast slew
rate, without DCM
Conditions
(2)
(2)
, 12mA
, 12mA
(3)
Table 47
and are based on the operating conditions set
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
XC3S50
XC3S200
XC3S400
XC3S1000
XC3S1500
XC3S2000
XC3S4000
XC3S5000
Device
Speed Grade
Max
2.04
1.45
1.45
2.07
2.05
2.03
1.94
2.00
3.70
3.89
3.91
4.00
4.07
4.19
4.44
4.38
-5
Max
2.35
1.75
1.75
2.39
2.36
2.34
2.24
2.30
4.24
4.46
4.48
4.59
4.66
4.80
5.09
5.02
-4
Table
46.
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
67

Related parts for XC3S1000-4FGG320C