XC3S200-4FTG256I Xilinx Inc, XC3S200-4FTG256I Datasheet - Page 83

SPARTAN3A FPGA 200K STD 256FTBGA

XC3S200-4FTG256I

Manufacturer Part Number
XC3S200-4FTG256I
Description
SPARTAN3A FPGA 200K STD 256FTBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3r
Datasheet

Specifications of XC3S200-4FTG256I

Number Of Logic Elements/cells
4320
Number Of Labs/clbs
480
Total Ram Bits
221184
Number Of I /o
173
Number Of Gates
200000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
256-LBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3S200-4FTG256I
Manufacturer:
XILINX
Quantity:
101
Part Number:
XC3S200-4FTG256I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S200-4FTG256I
Manufacturer:
XILINX
Quantity:
8 000
Part Number:
XC3S200-4FTG256I
Manufacturer:
XILINX
0
Part Number:
XC3S200-4FTG256I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3S200-4FTG256I
0
Table 51: CLB Distributed RAM Switching Characteristics
Table 52: CLB Shift Register Switching Characteristics
DS099-3 (v2.5) December 4, 2009
Product Specification
98
Clock-to-Output Times
Setup Times
Hold Times
Clock Pulse Width
Clock-to-Output Times
Setup Times
Hold Times
Clock Pulse Width
T
T
T
DH,
WPH
WPH
Symbol
Symbol
T
T
T
T
SHCKO
SRLDS
SRLDH
T
T
T
T
REG
AH,
WS
AS
DS
, T
, T
WPL
WPL
T
R
WH
Time from the active edge at the CLK input to data
appearing on the distributed RAM output
Setup time of data at the BX or BY input before the active
transition at the CLK input of the distributed RAM
Setup time of the F/G address inputs before the active
transition at the CLK input of the distributed RAM
Setup time of the write enable input before the active
transition at the CLK input of the distributed RAM
Hold time of the BX, BY data inputs, the F/G address
inputs, or the write enable input after the active transition
at the CLK input of the distributed RAM
Minimum High or Low pulse width at CLK input
Time from the active edge at the CLK input to data
appearing on the shift register output
Setup time of data at the BX or BY input before the active
transition at the CLK input of the shift register
Hold time of the BX or BY data input after the active
transition at the CLK input of the shift register
Minimum High or Low pulse width at CLK input
Description
Description
Spartan-3 FPGA Family: DC and Switching Characteristics
www.xilinx.com
0.46
0.46
0.33
0.85
0.46
0.85
Min
Min
0
0
-
-
-5
-5
Max
1.87
Max
3.30
-
-
-
-
-
-
-
-
0.52
0.53
0.37
0.97
0.52
0.97
Min
Min
0
0
-
-
-4
-4
Max
2.15
Max
3.79
-
-
-
-
-
-
-
-
Units
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
83

Related parts for XC3S200-4FTG256I