XC3S500E-4CPG132I Xilinx Inc, XC3S500E-4CPG132I Datasheet - Page 109
![IC FPGA SPARTAN-3E 500K 132CSBGA](/photos/6/70/67095/pk373-cp132_sml.jpg)
XC3S500E-4CPG132I
Manufacturer Part Number
XC3S500E-4CPG132I
Description
IC FPGA SPARTAN-3E 500K 132CSBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet
1.XC3S100E-4VQG100C.pdf
(233 pages)
Specifications of XC3S500E-4CPG132I
Number Of Logic Elements/cells
10476
Number Of Labs/clbs
1164
Total Ram Bits
368640
Number Of I /o
92
Number Of Gates
500000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
132-TFBGA, CSPBGA
For Use With
122-1536 - KIT STARTER SPARTAN-3E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S500E-4CPG132I
Manufacturer:
Xilinx Inc
Quantity:
10 000
- Current page: 109 of 233
- Download datasheet (6Mb)
Bitstream Generator (BitGen) Options
For additional information, refer to the “Configuration Bit-
stream Generator (BitGen) Settings” chapter in UG332.
Various Spartan-3E FPGA functions are controlled by spe-
cific bits in the configuration bitstream image. These values
Table 69: Spartan-3E FPGA Bitstream Generator (BitGen) Options
DS312-2 (v3.8) August 26, 2009
Product Specification
ConfigRate
StartupClk
UnusedPin
DONE_cycle
GWE_cycle
GTS_cycle
LCK_cycle
Option Name
R
Pins/Function
Configuration,
shift registers,
Configuration
Configuration
Configuration
Configuration
Configuration
All flip-flops,
Block RAM,
LUT RAMs,
All I/O pins,
Unused I/O
and SRL16
DONE pin,
Affected
Startup
Startup
Startup
Startup
DCMs,
CCLK,
Pins
12, 25, 50
Pulldown
1, 2, 3, 4,
1, 2, 3, 4,
1, 2, 3, 4,
0, 1, 2, 3,
(default)
Pullnone
UserClk
NoWait
Values
1, 3, 6,
Pullup
4, 5, 6
Done
Keep
Done
Keep
Cclk
Jtag
5, 6
5, 6
5, 6
Sets the approximate frequency, in MHz, of the internal oscillator using for Master
Serial, SPI, and BPI configuration modes. The internal oscillator powers up at its lowest
frequency, and the new setting is loaded as part of the configuration bitstream. The
software default value is 1 (~1.5 MHz) starting with ISE 8.1, Service Pack 1.
Default. The CCLK signal (internally or externally generated) controls the startup
sequence when the FPGA transitions from configuration mode to the user mode. See
Start-Up.
A clock signal from within the FPGA application controls the startup sequence when
the FPGA transitions from configuration mode to the user mode. See Start-Up. The
FPGA application supplies the user clock on the CLK pin on the
STARTUP_SPARTAN3E primitive.
The JTAG TCK input controls the startup sequence when the FPGA transitions from
the configuration mode to the user mode. See Start-Up.
Default. All unused I/O pins and input-only pins have a pull-down resistor to GND.
All unused I/O pins and input-only pins have a pull-up resistor to the VCCO_# supply
for its associated I/O bank.
All unused I/O pins and input-only pins are left floating (Hi-Z, high-impedance,
three-state). Use external pull-up or pull-down resistors or logic to apply a valid signal
level.
Selects the Configuration Startup phase that activates the FPGA’s DONE pin. See
Start-Up.
Selects the Configuration Startup phase that asserts the internal write-enable signal to
all flip-flops, LUT RAMs and shift registers (SRL16). It also enables block RAM read
and write operations. See Start-Up.
Waits for the DONE pin input to go High before asserting the internal write-enable
signal to all flip-flops, LUT RAMs and shift registers (SRL16). Block RAM read and
write operations are enabled at this time.
Retains the current GWE_cycle setting for partial reconfiguration applications.
Selects the Configuration Startup phase that releases the internal three-state control,
holding all I/O buffers in high-impedance (Hi-Z). Output buffers actively drive, if so
configured, after this point. See Start-Up.
Waits for the DONE pin input to go High before releasing the internal three-state
control, holding all I/O buffers in high-impedance (Hi-Z). Output buffers actively drive,
if so configured, after this point.
Retains the current GTS_cycle setting for partial reconfiguration applications.
The FPGA does not wait for selected DCMs to lock before completing configuration.
If one or more DCMs in the design have the STARTUP_WAIT attribute set to TRUE,
the FPGA waits for such DCMs to acquire their respective input clock and assert their
LOCKED output. This setting selects the Configuration Startup phase where the FPGA
waits for the DCMs to lock.
www.xilinx.com
are specified when creating the bitstream image with the
Bitstream Generator (BitGen) software.
Table 69
FPGAs.
provides a list of all BitGen options for Spartan-3E
Description
Functional Description
109
Related parts for XC3S500E-4CPG132I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![XC3S500E-4FGG320C](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
IC SPARTAN-3E FPGA 500K 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4PQG208I](/photos/6/71/67100/pq208_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 208-PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FTG256I](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-5FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 256FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FGG320I](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 320-FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FG320I](/images/no-image3.png)
Part Number:
Description:
IC FPGA SPARTAN 3E 320FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FTG256C](/photos/6/71/67101/pk053-256_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4PQ208I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4PQG208C](/photos/6/71/67100/pq208_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 208-Pin PQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FT256I](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 256-Pin FTBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 132-Pin CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4FG320C](/images/no-image3.png)
Part Number:
Description:
FPGA Spartan-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 320-Pin FBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-4VQG100I](/photos/6/70/67082/100-tqfp_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 100-VQFP
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-5CPG132C](/photos/6/70/67095/pk373-cp132_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 132CSBGA
Manufacturer:
Xilinx Inc
Datasheet:
![XC3S500E-5FGG320C](/photos/6/72/67295/pk071-320_tmb.jpg)
Part Number:
Description:
IC FPGA SPARTAN-3E 500K 320-FBGA
Manufacturer:
Xilinx Inc
Datasheet: