EP1SGX40DF1020C5N Altera, EP1SGX40DF1020C5N Datasheet - Page 190
EP1SGX40DF1020C5N
Manufacturer Part Number
EP1SGX40DF1020C5N
Description
IC STRATIX GX FPGA 40K 1020-FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet
1.EP1SGX10CF672C7N.pdf
(272 pages)
Specifications of EP1SGX40DF1020C5N
Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
624
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 190 of 272
- Download datasheet (3Mb)
IEEE Std. 1149.1 (JTAG) Boundary-Scan Support
4–124
Stratix GX Device Handbook, Volume 1
Notes to
(1)
(2)
EP1SGX40
Table 4–35. 32-Bit Stratix GX Device IDCODE (Part 2 of 2)
Device
The most significant bit (MSB) is at the left end of the string.
The IDCODE’s least significant bit (LSB) is always 1.
Table
4–35:
Version (4 Bits)
0000
Figure 4–72
Figure 4–72. Stratix GX JTAG Waveforms
Table 4–36
devices.
t
t
t
t
Captured
Symbol
J C P
J C H
J C L
J P S U
Table 4–36. Stratix GX JTAG Timing Parameters & Values (Part 1 of 2)
Driven
Signal
Signal
to Be
to Be
TMS
TDO
TCK
TDI
0010 0000 0100 0101
Part Number (16 Bits)
TCK
TCK
TCK
JTAG port setup time
shows the JTAG timing parameters and values for Stratix GX
shows the timing requirements for the JTAG signals.
t
clock period
clock high time
clock low time
JCH
t
t
JPZX
JSZX
t
JCP
IDCODE (32 Bits)
t
JSSU
t
JCL
Parameter
t
JSH
t
t
JPCO
JSCO
Manufacturer Identity
(1)
000 0110 1110
t
JPSU
(11 Bits)
t
t
JSXZ
JPH
100
50
50
20
Min (ns) Max (ns)
Altera Corporation
LSB (1 Bit)
t
February 2005
JPXZ
1
(2)
Related parts for EP1SGX40DF1020C5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: