EP1S40F1020I6 Altera, EP1S40F1020I6 Datasheet - Page 137

no-image

EP1S40F1020I6

Manufacturer Part Number
EP1S40F1020I6
Description
IC STRATIX FPGA 40K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S40F1020I6

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1020-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
41250
# I/os (max)
773
Frequency (max)
450.05MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
41250
Ram Bits
3423744
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1020
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1862
EP1S40F1020I6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S40F1020I6
Manufacturer:
NEC
Quantity:
9 760
Part Number:
EP1S40F1020I6
Manufacturer:
ALTERA40
Quantity:
140
Part Number:
EP1S40F1020I6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40F1020I6
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1020I6
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S40F1020I6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S40F1020I6N
Manufacturer:
ALTERA
0
Part Number:
EP1S40F1020I6N WWW.YIBEIIC.COM
Manufacturer:
ALTERA
0
Altera Corporation
July 2005
Notes to
(1)
(2)
LVTTL
LVCMOS
2.5 V
1.8 V
1.5 V
3.3-V PCI
3.3-V PCI-X 1.0
LVDS
LVPECL
3.3-V PCML
HyperTransport
Differential HSTL
Differential SSTL
GTL
GTL+
1.5-V HSTL Class I and II
1.8-V HSTL Class I and II
SSTL-18 Class I and II
SSTL-2 Class I and II
SSTL-3 Class I and II
AGP (1× and 2
CTT
Table 2–31. Stratix Supported I/O Standards
This I/O standard is only available on input and output clock pins.
This I/O standard is only available on output column clock pins.
I/O Standard
Table
2–31:
°
)
(2)
(1)
Voltage-referenced
Voltage-referenced
Voltage-referenced
Voltage-referenced
Voltage-referenced
Voltage-referenced
Voltage-referenced
Voltage-referenced
Voltage-referenced
Table 2–31
Single-ended
Single-ended
Single-ended
Single-ended
Single-ended
Single-ended
Single-ended
Differential
Differential
Differential
Differential
Differential
Differential
1.8-V HSTL Class I and II
SSTL-3 Class I and II
SSTL-2 Class I and II
SSTL-18 Class I and II
CTT
Type
describes the I/O standards supported by Stratix devices.
Input Reference
Voltage (V
0.75
1.25
0.75
0.90
1.25
1.32
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
(V)
0.8
1.0
0.9
1.5
1.5
REF
)
Voltage (V
Stratix Device Handbook, Volume 1
Output Supply
N/A
N/A
(V)
3.3
3.3
2.5
1.8
1.5
3.3
3.3
3.3
3.3
3.3
2.5
1.5
2.5
1.5
1.8
1.8
2.5
3.3
3.3
3.3
CCIO
)
Stratix Architecture
Voltage (V
Termination
Board
0.75
1.25
1.20
0.75
0.90
1.25
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
(V)
1.5
0.9
1.5
1.5
2–123
TT
)

Related parts for EP1S40F1020I6