EP1SGX40DF1020C7 Altera, EP1SGX40DF1020C7 Datasheet - Page 130

no-image

EP1SGX40DF1020C7

Manufacturer Part Number
EP1SGX40DF1020C7
Description
IC STRATIX GX FPGA 40K 1020-FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX40DF1020C7

Number Of Logic Elements/cells
41250
Number Of Labs/clbs
4125
Total Ram Bits
3423744
Number Of I /o
624
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX40DF1020C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX40DF1020C7
Manufacturer:
ALTERA
0
Part Number:
EP1SGX40DF1020C7ES
Manufacturer:
ALTERA
Quantity:
78
Part Number:
EP1SGX40DF1020C7ES
Manufacturer:
ST
Quantity:
70
Part Number:
EP1SGX40DF1020C7ES
Manufacturer:
ALTERA
0
Company:
Part Number:
EP1SGX40DF1020C7ES
Quantity:
11
Part Number:
EP1SGX40DF1020C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX40DF1020C7N
Manufacturer:
ALTERA
0
Digital Signal Processing Block
Figure 4–38. Four-Multipliers Adder Mode
Notes to
(1)
(2)
4–64
Stratix GX Device Handbook, Volume 1
These signals are not registered or registered once to match the data path pipeline.
These signals are not registered, registered once, or registered twice for latency to match the data path pipeline.
Figure
Data B
Data B
Data B
Data B
Data A
Data A
Data A
Data A
shiftout B
4–38:
shiftin B
shiftout A
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
D
ENA
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
CLRN
shiftin A
Q
Q
Q
Q
Q
Q
Q
Q
signa (1)
signb (1)
clock
aclr
ena
D
ENA
D
ENA
D
ENA
D
ENA
CLRN
CLRN
CLRN
CLRN
Q
Q
Q
Q
addnsub1 (2)
addnsub3 (2)
signa (2)
signb (2)
Adder/Subtractor
Adder/Subtractor
Summation
ENA
D
CLRN
Q
Altera Corporation
February 2005
Data Out

Related parts for EP1SGX40DF1020C7