EP1S40F1508C6 Altera, EP1S40F1508C6 Datasheet - Page 41

• Manufacturer Part Number: EP1S40F1508C6
• Description: IC STRATIX FPGA 40K LE 1508-FBGA
• Manufacturer: Altera
• Series: Stratix®r

Specifications of EP1S40F1508C6

• Number Of Logic Elements/cells: 41250
• Number Of Labs/clbs: 4125
• Total Ram Bits: 3423744
• Number Of I /o: 822
• Voltage - Supply: 1.425 V ~ 1.575 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1508-FBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Gates: -
• Other names: 544-1427; EP1S40SF1508C6

Altera Corporation
July 2005
M512 RAM Block
The M512 RAM block is a simple dual-port memory block and is useful
for implementing small FIFO buffers, DSP, and clock domain transfer
applications. Each block contains 576 RAM bits (including parity bits).
M512 RAM blocks can be configured in the following modes:
■
■
■
■
■
When configured as RAM or ROM, you can use an initialization file to
pre-load the memory contents.
The memory address depths and output widths can be configured as
512 × 1, 256 × 2, 128 × 4, 64 × 8 (64 × 9 bits with parity), and 32 × 16
(32 × 18 bits with parity). Mixed-width configurations are also possible,
allowing different read and write widths.
possible M512 RAM block configurations.
When the M512 RAM block is configured as a shift register block, a shift
register of size up to 576 bits is possible.
The M512 RAM block can also be configured to support serializer and
deserializer applications. By using the mixed-width support in
combination with DDR I/O standards, the block can function as a
SERDES to support low-speed serial I/O standards using global or
regional clocks. See
dedicated SERDES in Stratix devices.
Read Port
Table 2–4. M512 RAM Block Configurations (Simple Dual-Port RAM)
512 × 1
256 × 2
128 × 4
32 × 16
32 × 18
64 × 8
64 × 9
Simple dual-port RAM
Single-port RAM
FIFO
ROM
Shift register
512 × 1
v
v
v
v
v
“I/O Structure” on page 2–104
256 × 2
v
v
v
v
v
128 × 4
v
v
v
v
Write Port
Stratix Device Handbook, Volume 1
64 × 8
v
v
v
Table 2–4
32 × 16
v
v
v
v
for details on
summarizes the
Stratix Architecture
64 × 9
v
32 × 18
v
2–27