EP1S10F484C5 Altera, EP1S10F484C5 Datasheet - Page 136

IC STRATIX FPGA 10K LE 484-FBGA

EP1S10F484C5

Manufacturer Part Number
EP1S10F484C5
Description
IC STRATIX FPGA 10K LE 484-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S10F484C5

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
335
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Family Name
Stratix
Number Of Logic Blocks/elements
10570
# I/os (max)
335
Frequency (max)
500MHz
Process Technology
0.13um (CMOS)
Operating Supply Voltage (typ)
1.5V
Logic Cells
10570
Ram Bits
920448
Operating Supply Voltage (min)
1.425V
Operating Supply Voltage (max)
1.575V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
484
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S10F484C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484C5
Manufacturer:
ALTERA
0
Part Number:
EP1S10F484C5
Manufacturer:
ALTERA
Quantity:
70
Part Number:
EP1S10F484C5L
Manufacturer:
ALTERA
0
Part Number:
EP1S10F484C5N
Manufacturer:
ALTERA
Quantity:
3 000
Part Number:
EP1S10F484C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S10F484C5N
Manufacturer:
ALTERA
0
I/O Structure
2–122
Stratix Device Handbook, Volume 1
Programmable Pull-Up Resistor
Each Stratix device I/O pin provides an optional programmable pull-up
resistor during user mode. If this feature is enabled for an I/O pin, the
pull-up resistor (typically 25 kΩ) weakly holds the output to the V
level of the output pin’s bank.
the weak pull-up resistor feature.
Advanced I/O Standard Support
Stratix device IOEs support the following I/O standards:
Note to
(1)
I/O pins
CLK[15..0]
FCLK
FPLL[7..10]CLK
Configuration pins
JTAG pins
Table 2–30. Programmable Weak Pull-Up Resistor Support
LVTTL
LVCMOS
1.5 V
1.8 V
2.5 V
3.3-V PCI
3.3-V PCI-X 1.0
3.3-V AGP (1× and 2×)
LVDS
LVPECL
3.3-V PCML
HyperTransport
Differential HSTL (on input/output clocks only)
Differential SSTL (on output column clock pins only)
GTL/GTL+
1.5-V HSTL Class I and II
TDO pins do not support programmable weak pull-up resistors.
Table
2–30:
Pin Type
Table 2–30
Programmable Weak Pull-Up Resistor
shows which pin types support
v
v
v
Altera Corporation
(1)
July 2005
CCIO

Related parts for EP1S10F484C5