EP1SGX10CF672C6 Altera, EP1SGX10CF672C6 Datasheet - Page 136

IC STRATIX GX FPGA 10KLE 672FBGA

EP1SGX10CF672C6

Manufacturer Part Number
EP1SGX10CF672C6
Description
IC STRATIX GX FPGA 10KLE 672FBGA
Manufacturer
Altera
Series
Stratix® GXr
Datasheet

Specifications of EP1SGX10CF672C6

Number Of Logic Elements/cells
10570
Number Of Labs/clbs
1057
Total Ram Bits
920448
Number Of I /o
362
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1SGX10CF672C6
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX10CF672C6
Manufacturer:
ALTERA
0
Part Number:
EP1SGX10CF672C6N
Manufacturer:
ALTERA
Quantity:
201
Part Number:
EP1SGX10CF672C6N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1SGX10CF672C6N
Manufacturer:
ALTERA
0
Part Number:
EP1SGX10CF672C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1SGX10CF672C6N
0
PLLs & Clock Networks
4–70
Stratix GX Device Handbook, Volume 1
Figure 4–41. Global Clock Resources
Regional Clock Network
There are four regional clock networks RCLK[3..0] within each
quadrant of the Stratix GX device that are driven by the same dedicated
CLK[7..0] and CLK[15..12] input pins, PLL outputs, or transceiver
clocks. The regional clock networks only pertain to the quadrant they
drive into. The regional clock networks provide the lowest clock delay
and skew for logic contained within a single quadrant. The CLK clock pins
symmetrically drive the RCLK networks within a particular quadrant, as
shown in
CLK[3..0]
Figure
4–42.
CLK[7..4]
Global Clock [15..0]
CLK[15..12]
Altera Corporation
February 2005
Transceiver
Clocks

Related parts for EP1SGX10CF672C6