EP2C70F896C6N Altera, EP2C70F896C6N Datasheet - Page 146
![IC CYCLONE II FPGA 70K 896-FBGA](/photos/6/72/67288/544-cyclone_ii_896-fbga_sml.jpg)
EP2C70F896C6N
Manufacturer Part Number
EP2C70F896C6N
Description
IC CYCLONE II FPGA 70K 896-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C70F896C6N
Number Of Logic Elements/cells
68416
Number Of Labs/clbs
4276
Total Ram Bits
1152000
Number Of I /o
622
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
896-FBGA
For Use With
P0304 - DE2-70 CALL FOR ACADEMIC PRICING544-1703 - VIDEO KIT W/CYCLONE II EP2C70N544-1699 - DSP KIT W/CYCLONE II EPS2C70N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Other names
544-2145
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C70F896C6N
Manufacturer:
ALTERA
Quantity:
4
Part Number:
EP2C70F896C6N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Timing Specifications
Figure 5–3. High-Speed I/O Timing Diagram
5–56
Cyclone II Device Handbook, Volume 1
Sampling window
Receiver input skew
margin
Input jitter (peak to peak)
Output jitter (peak to peak)
Signal rise time
Signal fall time
Lock time
Table 5–47. High-Speed I/O Timing Definitions (Part 2 of 2)
Parameter
Internal Clock
Input Clock
Input Data
Receiver
External
SW
RSKM
t
t
t
R I S E
FA L L
L O C K
Symbol
Figure 5–4
TCCS
—
—
The period of time during which the data must be valid in order for you
to capture it correctly. Sampling window is the sum of the setup time,
hold time, and jitter. The window of t
in the sampling window.
SW = TUI – TCCS – (2 × RSKM)
RSKM is defined by the total margin left after accounting for the
sampling window and TCCS.
RSKM = (TUI – SW – TCCS) / 2
Peak-to-peak input jitter on high-speed PLLs.
Peak-to-peak output jitter on high-speed PLLs.
Low-to-high transmission time.
High-to-low transmission time.
Lock time for high-speed transmitter and receiver PLLs.
RSKM
shows the high-speed I/O timing budget.
Sampling Window (SW)
Time Unit Interval (TUI)
Description
SU
RSKM
+ t
H
is expected to be centered
TCCS
Altera Corporation
February 2008