EP20K160EFC484-1 Altera, EP20K160EFC484-1 Datasheet - Page 76

IC APEX 20KE FPGA 160K 484-FBGA

EP20K160EFC484-1

Manufacturer Part Number
EP20K160EFC484-1
Description
IC APEX 20KE FPGA 160K 484-FBGA
Manufacturer
Altera
Series
APEX-20K®r
Datasheet

Specifications of EP20K160EFC484-1

Number Of Logic Elements/cells
6400
Number Of Labs/clbs
640
Total Ram Bits
81920
Number Of I /o
316
Number Of Gates
404000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP20K160EFC484-1
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K160EFC484-1
Manufacturer:
ALTERA
0
Part Number:
EP20K160EFC484-1N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP20K160EFC484-1N
Manufacturer:
ALTERA
0
Part Number:
EP20K160EFC484-1N
Manufacturer:
ALTERA
Quantity:
400
Part Number:
EP20K160EFC484-1N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP20K160EFC484-1X
Manufacturer:
ALTERA
0
APEX 20K Programmable Logic Device Family Data Sheet
Note to
(1)
76
t
t
t
t
t
t
t
t
t
t
INSUBIDIR
INHBIDIR
OUTCOBIDIR
XZBIDIR
ZXBIDIR
INSUBIDIRPLL
INHBIDIRPLL
OUTCOBIDIRPLL
XZBIDIRPLL
ZXBIDIRPLL
Table 39. APEX 20KE External Bidirectional Timing Parameters
These timing parameters are sample-tested only.
Symbol
Tables 38
and 39:
Setup time for bidirectional pins with global clock at LAB adjacent Input
Register
Hold time for bidirectional pins with global clock at LAB adjacent Input
Register
Clock-to-output delay for bidirectional pins with global clock at IOE output
register
Synchronous Output Enable Register to output buffer disable delay
Synchronous Output Enable Register output buffer enable delay
Setup time for bidirectional pins with PLL clock at LAB adjacent Input
Register
Hold time for bidirectional pins with PLL clock at LAB adjacent Input
Register
Clock-to-output delay for bidirectional pins with PLL clock at IOE output
register
Synchronous Output Enable Register to output buffer disable delay with
PLL
Synchronous Output Enable Register output buffer enable delay with PLL
Parameter
Note (1)
Altera Corporation
C1 = 10 pF
C1 = 10 pF
C1 = 10 pF
C1 = 10 pF
C1 = 10 pF
C1 = 10 pF
Conditions

Related parts for EP20K160EFC484-1