EP4CE55F23I8L Altera, EP4CE55F23I8L Datasheet - Page 424
EP4CE55F23I8L
Manufacturer Part Number
EP4CE55F23I8L
Description
IC CYCLONE IV FPGA 55K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV Er
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CE55F23I8L
Number Of Logic Elements/cells
55856
Number Of Labs/clbs
3491
Total Ram Bits
2340000
Number Of I /o
324
Voltage - Supply
0.97 V ~ 1.03 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4CE55F23I8LN
Manufacturer:
ALTERA
Quantity:
239
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 424 of 478
- Download datasheet (13Mb)
3–34
Functional Simulation of the Dynamic Reconfiguration Process
Document Revision History
Table 3–8. Document Revision History
Cyclone IV Device Handbook, Volume 2
December 2010
July 2010
Date
■
■
This section describes the points to be considered during functional simulation of the
dynamic reconfiguration process.
■
■
■
Table 3–8
Version
2.0
1.0
Channel reconfiguration and PMA reconfiguration mode select - read operation
option:
■
■
Enable self recovery option—when you select this option, the
ALTGX_RECONFIG MegaWizard Plug-In Manager provides the error output
port. The dynamic reconfiguration controller quits an operation if it did not
complete within the expected number of clock cycles. After recovering from the
illegal operation, the dynamic reconfiguration controller deasserts the busy signal
and asserts the error output port for two reconfig_clk cycles.
You must connect the ALTGX_RECONFIG instance to the
ALTGX_instance/ALTGX instances in your design for functional simulation.
The functional simulation uses a reduced timing model of the dynamic
reconfiguration controller. The duration of the offset cancellation process is 16
reconfig_clk clock cycles for functional simulation only.
The gxb_powerdown signal must not be asserted during the offset cancellation
sequence (for functional simulation and silicon).
The reconfig_mode_sel input port is set to 3’b001 (Channel reconfiguration
mode)
The read signal is asserted
lists the revision history for this chapter.
■
■
■
■
■
Initial release.
Updated for the Quartus II software version 10.1 release.
Updated
Added
Updated
Updated
Reconfiguration”,
Controls Reconfiguration
Reconfiguration”sections.
Table
Table
Figure
“Offset Cancellation
3–7.
3–1,
3–1,
“Data Rate Reconfiguration Mode Using RX Local
Table
Figure
3–2,
Mode”, and
3–11,
Feature”,
Table
Functional Simulation of the Dynamic Reconfiguration Process
Changes Made
Figure
3–3,
“Control and Status Signals for Channel
“Error Indication During Dynamic
3–13, and
Table
Chapter 3: Cyclone IV Dynamic Reconfiguration
3–4,
Figure
© December 2010 Altera Corporation
Table
3–5, and
3–14.
Table
Divider”,
3–6.
“PMA
Related parts for EP4CE55F23I8L
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: