EP20K100EQC240-1 Altera, EP20K100EQC240-1 Datasheet - Page 41
![IC APEX 20KE FPGA 100K 240-PQFP](/photos/6/72/67260/544-240-pqfp_sml.jpg)
EP20K100EQC240-1
Manufacturer Part Number
EP20K100EQC240-1
Description
IC APEX 20KE FPGA 100K 240-PQFP
Manufacturer
Altera
Series
APEX-20K®r
Datasheet
1.EP20K30ETC144-3.pdf
(117 pages)
Specifications of EP20K100EQC240-1
Number Of Logic Elements/cells
4160
Number Of Labs/clbs
416
Total Ram Bits
53248
Number Of I /o
183
Number Of Gates
263000
Voltage - Supply
1.71 V ~ 1.89 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1863
EP20K100EQC240-1
EP20K100EQC240-1
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP20K100EQC240-1X
Manufacturer:
ALTERA
Quantity:
1 831
Company:
Part Number:
EP20K100EQC240-1X
Manufacturer:
ALTERA10
Quantity:
96
Figure 26. APEX 20KE Bidirectional I/O Registers
Notes to
(1)
(2)
Altera Corporation
Row, Column, FastRow,
or Local Interconnect
This programmable delay has four settings: off and three levels of delay.
The output enable and input registers are LE registers in the LAB adjacent to the bidirectional pin.
Figure
26:
4 Dedicated
Inputs
Clock Inputs
4 Dedicated
4
Peripheral Control
Bus
12
VCC
OE[7..0]
CLK[1..0]
CLK[3..0]
ENA[5..0]
CLRn[1..0]
VCC
Input Pin to Input
Core to Output
Register Delay
Register Delay
VCC
VCC
VCC
VCC
VCC
APEX 20K Programmable Logic Device Family Data Sheet
Chip-Wide
Chip-Wide
Chip-Wide Reset
Core Delay (1)
Core Delay (1)
Input Pin to
Clock Enable
Input Pin to
Reset
Reset
Delay (1 )
Notes
Output Enable
Output Register
Chip-Wide
Input Register
OE Register
ENA
D
D
ENA
D
ENA
(1),
CLRN
CLRN
CLRN/
PRN
Q
Q
Q
(2)
Open-Drain
Slew-Rate
Output
Control
Core Delay (1)
Output Register
Input Pin to
t
CO
Delay
VCCIO
Optional
PCI Clamp
41