EPF10K50VRC240-4N Altera, EPF10K50VRC240-4N Datasheet - Page 61

• Manufacturer Part Number: EPF10K50VRC240-4N
• Description: IC FLEX 10KV FPGA 50K 240-RQFP
• Manufacturer: Altera
• Series: FLEX-10K®r

Specifications of EPF10K50VRC240-4N

• Number Of Logic Elements/cells: 2880
• Number Of Labs/clbs: 360
• Total Ram Bits: 20480
• Number Of I /o: 189
• Number Of Gates: 116000
• Voltage - Supply: 3 V ~ 3.6 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 240-RQFP
• Family Name: FLEX 10K
• Number Of Usable Gates: 50000
• Number Of Logic Blocks/elements: 2880
• # I/os (max): 189
• Frequency (max): 125MHz
• Process Technology: CMOS
• Operating Supply Voltage (typ): 3.3V
• Logic Cells: 2880
• Ram Bits: 20480
• Device System Gates: 116000
• Operating Supply Voltage (min): 3V
• Operating Supply Voltage (max): 3.6V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 240
• Package Type: RQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Altera Corporation
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
EABDATA1
EABDATA2
EABWE1
EABWE2
EABCLK
EABCO
EABBYPASS
EABSU
EABH
AA
WP
WDSU
WDH
WASU
WAH
WO
DD
EABOUT
EABCH
EABCL
Table 34. EAB Timing Microparameters
Symbol
Data or address delay to EAB for combinatorial input
Data or address delay to EAB for registered input
Write enable delay to EAB for combinatorial input
Write enable delay to EAB for registered input
EAB register clock delay
EAB register clock-to-output delay
Bypass register delay
EAB register setup time before clock
EAB register hold time after clock
Address access delay
Write pulse width
Data setup time before falling edge of write pulse
Data hold time after falling edge of write pulse
Address setup time before rising edge of write pulse
Address hold time after falling edge of write pulse
Write enable to data output valid delay
Data-in to data-out valid delay
Data-out delay
Clock high time
Clock low time
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
Note (1)
Parameter
(5)
(5)
(5)
(5)
Conditions
61