EP1C20F400I7N Altera, EP1C20F400I7N Datasheet - Page 86
![IC CYCLONE FPGA 20K LE 400-FBGA](/photos/6/72/67249/544-400-fbga_sml.jpg)
EP1C20F400I7N
Manufacturer Part Number
EP1C20F400I7N
Description
IC CYCLONE FPGA 20K LE 400-FBGA
Manufacturer
Altera
Series
Cyclone®r
Datasheet
1.EP1C3T144C8.pdf
(106 pages)
Specifications of EP1C20F400I7N
Number Of Logic Elements/cells
20060
Number Of Labs/clbs
2006
Total Ram Bits
294912
Number Of I /o
301
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
400-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP1C20F400I7N
Manufacturer:
ALTERA31
Quantity:
1 201
Part Number:
EP1C20F400I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Cyclone Device Handbook, Volume 1
4–16
Preliminary
t
t
t
t
t
I N S U
I N H
O U T C O
I N S U P L L
I N H P L L
Table 4–29. Cyclone Global Clock External I/O Timing Parameters
Symbol
Setup time for input or bidirectional pin using IOE input
register with global clock fed by
Hold time for input or bidirectional pin using IOE input
register with global clock fed by
Clock-to-output delay output or bidirectional pin using IOE
output register with global clock fed by
Setup time for input or bidirectional pin using IOE input
register with global clock fed by Enhanced PLL with default
phase setting
Hold time for input or bidirectional pin using IOE input
register with global clock fed by enhanced PLL with default
phase setting
Figure 4–2. External Timing in Cyclone Devices
All external I/O timing parameters shown are for 3.3-V LVTTL I/O
standard with the maximum current strength and fast slew rate. For
external I/O timing using standards other than LVTTL or for different
current strengths, use the I/O standard input and output delay adders in
Tables 4–40
Table 4–29
clock networks.
Dedicated
Clock
Parameter
shows the external I/O timing parameters when using global
through 4–44.
CLK
CLK
pin
pin
CLK
pin
Output Register
Input Register
OE Register
D
D
D
CLRN
CLRN
CLRN
PRN
PRN
PRN
Q
Q
Q
Notes
C
LOAD
(1),
(2)
= 10 pF
(Part 1 of 2)
Conditions
Altera Corporation
t
t
t
t
t
—
—
—
—
XZ
ZX
INSU
INH
OUTCO
Bidirectional
Pin
May 2008