EP3C16F256C7N Altera, EP3C16F256C7N Datasheet - Page 57

• Manufacturer Part Number: EP3C16F256C7N
• Description: IC CYCLONE III FPGA 16K 256FBGA
• Manufacturer: Altera
• Series: Cyclone® IIIr

Specifications of EP3C16F256C7N

• Number Of Logic Elements/cells: 15408
• Number Of Labs/clbs: 963
• Total Ram Bits: 516096
• Number Of I /o: 168
• Voltage - Supply: 1.15 V ~ 1.25 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 256-FBGA
• Family Name: Cyclone III
• Number Of Logic Blocks/elements: 15408
• # I/os (max): 168
• Frequency (max): 437.5MHz
• Process Technology: 65nm
• Operating Supply Voltage (typ): 1.2V
• Logic Cells: 15408
• Ram Bits: 516096
• Operating Supply Voltage (min): 1.15V
• Operating Supply Voltage (max): 1.25V
• Operating Temp Range: 0C to 85C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 256
• Package Type: FBGA
• For Use With: 544-2601 - KIT DEV CYCLONE III LS EP3CLS200P0037 - BOARD DEV/EDUCATION ALTERA DE0544-2411 - KIT DEV NIOS II CYCLONE III ED.
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Lead Free Status / Rohs Status: Compliant
• Other names: 544-2463

Chapter 2: Cyclone III LS Device Data Sheet
Electrical Characteristics
Table 2–18. Differential I/O Standard Specifications
Power Consumption
© December 2009
BLVDS
(Row
I/Os)
BLVDS
(Column
I/Os)
mini-LVDS
(Row
I/Os)
mini-LVDS
(Column
I/Os)
RSDS
(Row
I/Os)
RSDS
(Column
I/Os)
PPDS
(Row
I/Os)
PPDS
(Column
I/Os)
Notes to
(1) For an explanation of the terms used in
(2) R
(3) The LVPECL input standard is only supported at clock input. The output standard is not supported.
(4) There is no fixed V
(5) Mini-LVDS, RSDS, and PPDS standards are only supported at output pins of Cyclone III LS devices.
Standard
I/O
(4)
(4)
(5)
(5)
(5)
(5)
(5)
(5)
L
range: 90 ≤ R
Table
2.375
2.375
2.375
2.375
2.375
2.375
2.375
2.375
2–18:
Min
Altera Corporation
L
≤ 110 Ω.
V
ICM
C CIO
Typ
2.5
2.5
2.5
2.5
2.5
2.5
2.5
2.5
, V
Use the following methods to estimate power for your design:
■
■
Use the interactive Excel-based EPE before designing your device to get a magnitude
estimate of the device power. The Quartus II PowerPlay power analyzer provides
better quality estimates based on the specifics of the design after place-and-route is
complete. The PowerPlay power analyzer can apply a combination of user-entered,
simulation-derived, and estimated signal activities which, combined with detailed
circuit models, can yield very accurate power estimates.
(V)
OD
, and V
The Excel-based EPE
The Quartus II
2.625
2.625
2.625
2.625
2.625
2.625
2.625
2.625
Max
OS
specification for BLVDS. They are dependent on the system topology.
Min Max Min
100 —
100 —
—
—
—
—
—
—
V
Table
ID
(mV)
2–18, refer to
—
—
—
—
—
—
®
PowerPlay power analyzer feature
—
—
—
—
—
—
—
—
(Note 1)
“Transmitter Output Waveform”
Condition
(Part 2 of 2)
V
ICM
—
—
—
—
—
—
—
—
(V)
Max Min Typ Max
—
—
—
—
—
—
—
—
in
300
300
100 200
100 200
100 200
100 200
“Glossary” on page
—
—
V
O D
(mV)
—
—
—
—
Cyclone III Device Handbook, Volume 2
(2)
600
600
600
600
600
600
—
—
2–26.
Min
1.0
1.0
0.5
0.5
0.5
0.5
—
—
V
OS
Typ
(V)
1.2
1.2
1.2
1.2
1.2
1.2
—
—
(2)
Max
1.4
1.4
1.5
1.5
1.4
1.4
—
—
2–13