EP1C6F256C8 Altera, EP1C6F256C8 Datasheet - Page 50

IC CYCLONE FPGA 5980 LE 256-FBGA

EP1C6F256C8

Manufacturer Part Number
EP1C6F256C8
Description
IC CYCLONE FPGA 5980 LE 256-FBGA
Manufacturer
Altera
Series
Cyclone®r
Datasheet

Specifications of EP1C6F256C8

Number Of Logic Elements/cells
5980
Number Of Labs/clbs
598
Total Ram Bits
92160
Number Of I /o
185
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
256-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1020

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1C6F256C8
Manufacturer:
ALTERA
Quantity:
9
Part Number:
EP1C6F256C8
Manufacturer:
ALTERA
Quantity:
272
Part Number:
EP1C6F256C8
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C6F256C8
Manufacturer:
ALTERA
0
Part Number:
EP1C6F256C8
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1C6F256C8L
Manufacturer:
TI
Quantity:
8
Part Number:
EP1C6F256C8L
Manufacturer:
ALTERA
0
Part Number:
EP1C6F256C8N
Manufacturer:
ALTERA
Quantity:
672
Part Number:
EP1C6F256C8N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1C6F256C8N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Cyclone Device Handbook, Volume 1
Figure 2–31. Control Signal Selection per IOE
2–44
Preliminary
Dedicated I/O
Clock [5..0]
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
Local
Interconnect
io_coe
io_csclr
io_caclr
io_cce_out
io_cce_in
io_cclk
In normal bidirectional operation, you can use the input register for input
data requiring fast setup times. The input register can have its own clock
input and clock enable separate from the OE and output registers. The
output register can be used for data requiring fast clock-to-output
performance. The OE register is available for fast clock-to-output enable
timing. The OE and output register share the same clock source and the
same clock enable source from the local interconnect in the associated
LAB, dedicated I/O clocks, or the column and row interconnects.
Figure 2–32
shows the IOE in bidirectional configuration.
clk_in
clk_out
ce_in
ce_out
aclr/preset
Altera Corporation
sclr/preset
May 2008
oe

Related parts for EP1C6F256C8