EP1K10TC100-1N Altera, EP1K10TC100-1N Datasheet - Page 70
![IC ACEX 1K FPGA 10K 100-TQFP](/photos/6/70/67055/544-100-tqfp_sml.jpg)
EP1K10TC100-1N
Manufacturer Part Number
EP1K10TC100-1N
Description
IC ACEX 1K FPGA 10K 100-TQFP
Manufacturer
Altera
Series
ACEX-1K®r
Datasheet
1.EP1K10TC100-3N.pdf
(86 pages)
Specifications of EP1K10TC100-1N
Number Of Logic Elements/cells
576
Number Of Labs/clbs
72
Total Ram Bits
12288
Number Of I /o
66
Number Of Gates
56000
Voltage - Supply
2.375 V ~ 2.625 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 70°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
ACEX 1K Programmable Logic Device Family Data Sheet
Notes to tables:
(1)
(2)
(3)
(4)
70
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
LUT
CLUT
RLUT
PACKED
EN
CICO
CGEN
CGENR
CASC
C
INSUBIDIR
INHBIDIR
INSUBIDIR
INHBIDIR
OUTCOBIDIR
XZBIDIR
ZXBIDIR
OUTCOBIDIR
XZBIDIR
ZXBIDIR
Table 43. EP1K30 External Bidirectional Timing Parameters
Table 44. EP1K50 Device LE Timing Microparameters (Part 1 of 2)
All timing parameters are described in
These parameters are specified by characterization.
This parameter is measured without the use of the ClockLock or ClockBoost circuits.
This parameter is measured with the use of the ClockLock or ClockBoost circuits.
Symbol
Symbol
(3)
(3)
(4)
(4)
(3)
(4)
(3)
(4)
(3)
(4)
Min
Min
2.8
0.0
3.8
0.0
2.0
0.5
Tables 44
-1
-1
Max
Max
4.9
6.1
6.1
3.9
5.1
5.1
0.6
0.5
0.6
0.2
0.6
0.1
0.4
0.1
0.5
0.5
through
Tables 22
Min
Min
3.9
0.0
4.9
0.0
2.0
0.5
Speed Grade
Speed Grade
50
through
show EP1K50 device external timing parameters.
-2
-2
29
Max
Max
5.9
7.5
7.5
4.9
6.5
6.5
0.8
0.6
0.7
0.3
0.7
0.1
0.5
0.1
0.8
0.6
in this data sheet.
Notes
Min
Min
(1),
5.2
0.0
2.0
–
–
–
Note (1)
(2)
-3
-3
Max
Max
7.6
9.7
9.7
1.1
0.8
0.9
0.4
0.9
0.1
0.6
0.1
1.0
0.8
–
–
–
Altera Corporation
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns