EP3C5E144I7N Altera, EP3C5E144I7N Datasheet - Page 64
![IC CYCLONE III FPGA 5K 144 EQFP](/photos/6/73/67369/ep3c5e144i7n_sml.jpg)
EP3C5E144I7N
Manufacturer Part Number
EP3C5E144I7N
Description
IC CYCLONE III FPGA 5K 144 EQFP
Manufacturer
Altera
Series
Cyclone® IIIr
Datasheets
1.EP3C5F256C8N.pdf
(5 pages)
2.EP3C5F256C8N.pdf
(34 pages)
3.EP3C5F256C8N.pdf
(66 pages)
4.EP3C5F256C8N.pdf
(14 pages)
5.EP3C5F256C8N.pdf
(76 pages)
6.EP3C5E144I7N.pdf
(274 pages)
Specifications of EP3C5E144I7N
Number Of Logic Elements/cells
5136
Number Of Labs/clbs
321
Total Ram Bits
423936
Number Of I /o
94
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
144-EQFP
Family Name
Cyclone III
Number Of Logic Blocks/elements
5136
# I/os (max)
94
Frequency (max)
437.5MHz
Process Technology
65nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
5136
Ram Bits
423936
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
144
Package Type
EQFP
For Use With
544-2601 - KIT DEV CYCLONE III LS EP3CLS200544-2411 - KIT DEV NIOS II CYCLONE III ED.
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-2557
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP3C5E144I7N
Manufacturer:
Altera
Quantity:
135
Company:
Part Number:
EP3C5E144I7N
Manufacturer:
ALTERA32
Quantity:
345
Part Number:
EP3C5E144I7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
2–20
Table 2–28. Cyclone III LS Devices Mini-LVDS Transmitter Timing Specification
Cyclone III Device Handbook, Volume 2
Output jitter
(peak to peak)
t
t
t
Notes to
(1) Applicable for true and emulated mini-LVDS with three-resistor network transmitter.
(2) True mini-LVDS transmitter is only supported at the output pin of the Row I/O (Banks 1, 2, 5, and 6). Emulated mini-LVDS with three-resistor
(3) t
RISE
FALL
LOCK
(3)
network transmitter is supported at the output pin of all I/O banks.
LOC K
Symbol
Table
is the time required for the PLL to lock from the end of device configuration.
2–28:
20 – 80%,
C
20 – 80%,
C
LOAD
LOAD
Table 2–29. Cyclone III LS Devices True LVDS Transmitter Timing Specifications
(Preliminary)
f
frequency)
HSIODR
t
TCCS
Output jitter
(peak to peak)
t
Notes to
(1) True LVDS transmitter is only supported at the output pin of the Row I/O (Banks 1, 2, 5, and 6).
(2) t
HSC LK
DUTY
LOCK
= 5 pF
= 5 pF
Modes
(2)
Symbol
LOC K
(input clock
—
—
Table
is the time required for the PLL to lock from the end of device configuration.
2–29:
Min
Modes
—
—
—
—
×10
×10
×8
×7
×4
×2
×1
×8
×7
×4
×2
×1
—
—
—
—
C7 and I7
500
500
Typ
—
—
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
—
—
—
Max
500
—
—
C7 and I7
1
402.5
402.5
Max
370
370
370
370
370
740
740
740
740
740
200
500
Min
55
1
—
—
—
—
(Note 1)
Chapter 2: Cyclone III LS Device Data Sheet
,
(2)
500
500
C8
Typ
—
—
© December 2009 Altera Corporation
Min
100
10
10
10
10
10
10
80
70
40
20
10
45
—
—
—
(Part 2 of 2) (Preliminary)
C8
Max
550
—
—
1
Switching Characteristics
402.5
402.5
(Note 1)
Max
320
320
320
320
320
640
640
640
640
640
200
550
55
1
Unit
ms
ps
ps
ps
Mbps
Mbps
Mbps
Mbps
Mbps
Mbps
MHz
MHz
MHz
MHz
MHz
MHz
Unit
ms
ps
ps
%