XC3S700AN-4FGG484I Xilinx Inc, XC3S700AN-4FGG484I Datasheet - Page 109
![IC FPGA SPARTAN -3AN700K 484FBGA](/photos/28/18/281821/xc3s700an-4fgg484i_sml.jpg)
XC3S700AN-4FGG484I
Manufacturer Part Number
XC3S700AN-4FGG484I
Description
IC FPGA SPARTAN -3AN700K 484FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3ANr
Datasheets
1.XC3S50A-4VQG100C.pdf
(7 pages)
2.XC3S50AN-4TQG144C.pdf
(2 pages)
3.XC3S50AN-4TQG144C.pdf
(123 pages)
Specifications of XC3S700AN-4FGG484I
Total Ram Bits
368640
Number Of Logic Elements/cells
13248
Number Of Labs/clbs
1472
Number Of I /o
372
Number Of Gates
700000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
484-BBGA
No. Of Logic Blocks
1472
No. Of Gates
700000
No. Of Macrocells
13248
Family Type
Spartan-3AN
No. Of Speed Grades
4
No. Of I/o's
372
Clock
RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
122-1528 - KIT STARTER SPARTAN-3 AN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
122-1598
XC3S700AN-4FGG484I
XC3S700AN-4FGG484I
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S700AN-4FGG484I
Manufacturer:
XILINX
Quantity:
325
Company:
Part Number:
XC3S700AN-4FGG484I
Manufacturer:
Xilinx Inc
Quantity:
10 000
DS557 (v4.1) April 1, 2011
Product Specification
VCCINT
VCCINT
VCCINT
VCCAUX
VREF_0
VREF_2
GCLK14
GCLK15
INPUT
INPUT
INPUT
INPUT
INPUT
L18P_0
L17P_0
L17N_0
L20N_2
L20P_2
L18P_2
L18N_2
L19P_2
L19N_2
GCLK6
GCLK4
GCLK5
GCLK3
GCLK2
GCLK0
GCLK1
GND
GND
GND
GND
12
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCCINT
VCCINT
VCCINT
VCCO_2
INPUT
INPUT
INPUT
VREF_2
INPUT
L16N_0
L16P_0
L15N_0
L15P_0
L14N_0
L14P_0
L26N_2
L26P_2
L23P_2
L21N_2
L21P_2
INIT_B
GND
GND
GND
I/O
I/O
I/O
I/O
I/O
I/O
13
I/O
I/O
I/O
I/O
I/O
D3
VCCINT
VCCINT
VCCO_0
VCCO_0
VCCO_2
INPUT
INPUT
VREF_1
VREF_2
INPUT
L13N_0
L09P_0
L09N_0
INPUT
INPUT
L30P_2
L23N_2
L22P_2
L22N_2
L35P_1
GND
GND
GND
GND
GND
CSI_B
MOSI
14
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VREF_0
VREF_1
VREF_1
VREF_2
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
AWAKE
L12N_0
L13P_0
L11N_0
L11P_0
L04P_0
L04N_0
L47N_1
L43N_1
L35N_1
L31P_1
L27P_1
L16P_1
L08P_1
L04P_1
L30N_2
L25P_2
L25N_2
L24N_2
L24P_2
DOUT
15
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Bank 0
VREF_1
VREF_1
VREF_1
VREF_2
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
L12P_0
L08N_0
L08P_0
L47P_1
L43P_1
L31N_1
L27N_1
L23N_1
L16N_1
L08N_1
L04N_1
L31N_2
L31P_2
L27N_2
L27P_2
GND
GND
I/O
I/O
I/O
I/O
16
I/O
I/O
I/O
◆
Bank 2
VCCO_1
VCCO_1
INPUT
INPUT
INPUT
L10N_0
L10P_0
L07N_0
L07P_0
L01P_0
L46N_1
L39P_1
L32P_1
L23P_1
L20N_1
L12P_1
L03P_1
L33N_2
L34N_2
L28N_2
L28P_2
L29P_2
GND
GND
GND
I/O
I/O
I/O
A25
I/O
I/O
I/O
I/O
17
I/O
I/O
I/O
I/O
I/O
I/O
I/O
A0
D1
D2
A9
Figure 23: FGG484 Package Footprint (Top View)
VCCAUX
VCCAUX
VCCO_0
RHCLK4
VCCO_2
INPUT
VREF_1
L05N_0
L05P_0
L01N_0
L40N_1
L46P_1
L39N_1
L37P_1
L32N_1
L28P_1
L24P_1
L20P_1
L17N_1
INPUT
L12N_1
L03N_1
L33P_2
L34P_2
L29N_2
A24
18
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
A8
A3
A1
VCCAUX
VREF_0
VREF_0
RHCLK7
DONE
L06N_0
L06P_0
L02N_0
L02P_0
L40P_1
L36P_1
L37N_1
L25N_1
L28N_1
L19N_1
L17P_1
L13N_1
L10N_1
L06P_1
L02P_1
L32N_2
L32P_2
GND
GND
TDO
LDC1
19
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
A7
A2
DIN/MISO
RHCLK6
RHCLK3
RHCLK5
L03N_0
L03P_0
L42N_1
L38P_1
L38N_1
L36N_1
L33N_1
L29N_1
L25P_1
L22N_1
L24N_1
L19P_1
L15P_1
L13P_1
L11P_1
L10P_1
L06N_1
L02N_1
L36N_2
L36P_2
TRDY1
IRDY1
GND
GND
CCLK
LDC0
I/O
I/O
A17
A13
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
20
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
A6
D0
www.xilinx.com
VCCO_1
VCCO_1
RHCLK2
VCCO_1
VCCO_1
L45N_1
L44N_1
L42P_1
L34N_1
L33P_1
L29P_1
L22P_1
L18N_1
L14P_1
L09N_1
L05N_1
L01N_1
L35N_2
L35P_2
GND
GND
GND
TCK
LDC2
A23
A21
A19
A16
A12
21
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
A5
RHCLK1
RHCLK0
VREF_1
L45P_1
L44P_1
L41N_1
L41P_1
L34P_1
L30N_1
L30P_1
L26N_1
L26P_1
L21N_1
L21P_1
L18P_1
L15N_1
L14N_1
L11N_1
L09P_1
L07N_1
L07P_1
L05P_1
L01P_1
GND
GND
HDC
A22
A20
A18
A15
A14
A11
A10
DS557_4_23_030911
22
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
A4
M
W
A
B
C
D
E
F
G
H
K
L
N
P
R
T
U
V
Y
A
A
A
B
J
Spartan-3AN FPGA Family: Pinout Descriptions
Right Half of FGG484
Package (Top View)
109