EP1S80F1020C7 Altera, EP1S80F1020C7 Datasheet - Page 266

no-image

EP1S80F1020C7

Manufacturer Part Number
EP1S80F1020C7
Description
IC STRATIX FPGA 80K LE 1020-FBGA
Manufacturer
Altera
Series
Stratix®r
Datasheet

Specifications of EP1S80F1020C7

Number Of Logic Elements/cells
79040
Number Of Labs/clbs
7904
Total Ram Bits
7427520
Number Of I /o
773
Voltage - Supply
1.425 V ~ 1.575 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1020-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1440
EP1S80F1020C7

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP1S80F1020C7
Manufacturer:
ALTERA
Quantity:
1 831
Part Number:
EP1S80F1020C7
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP1S80F1020C7
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S80F1020C7
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1020C7
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP1S80F1020C7N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP1S80F1020C7N
Manufacturer:
XILINX
0
Part Number:
EP1S80F1020C7N
Manufacturer:
ALTERA
0
Part Number:
EP1S80F1020C7N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
PLL Specifications
4–96
Stratix Device Handbook, Volume 1
t
t
t
f
t
t
f
% spread
t
f
f
f
f
t
t
t
f
f
SCANCLK
DLOCK
LOCK
VCO
LSKEW
SKEW
SS
ARESET
IN
INPFD
INDUTY
EINDUTY
INJITTER
EINJITTER
FCOMP
OUT
OUT_EXT
Table 4–128. Enhanced PLL Specifications for -6 Speed Grades
Table 4–129. Enhanced PLL Specifications for -7 Speed Grade (Part 1 of 2)
Symbol
Symbol
scanclk frequency
Time required to lock dynamically
(after switchover or reconfiguring any
non-post-scale counters/delays)
(11)
Time required to lock from end of
device configuration
PLL internal VCO operating range
Clock skew between two external
clock outputs driven by the same
counter
Clock skew between two external
clock outputs driven by the different
counters with the same settings
Spread spectrum modulation
frequency
Percentage spread for spread
spectrum frequency
Minimum pulse width on
signal
Input clock frequency
Input frequency to PFD
Input clock duty cycle
External feedback clock input duty
cycle
Input clock period jitter
External feedback clock period jitter
External feedback clock
compensation time
Output frequency for internal global
or regional clock
Output frequency for external clock
(3)
Parameter
Parameter
(4)
(10)
(5)
(11)
areset
(7)
(1),
Min
Min
0.3
0.3
300
0.4
40
40
(9)
10
30
10
3
3
(2)
±50
±75
Typ
0.5
Typ
(Part 2 of 2)
±200
±200
800
Max
100
400
150
Max
565
420
420
434
0.6
22
60
60
6
(8)
(3)
(3)
Altera Corporation
January 2006
MHz
MHz
Unit
MHz
MHz
MHz
MHz
kHz
Unit
μs
μs
ps
ps
ns
%
ps
ps
ns
%
%

Related parts for EP1S80F1020C7