EP2S15F484I4 Altera, EP2S15F484I4 Datasheet - Page 70

IC STRATIX II FPGA 15K 484-FBGA

EP2S15F484I4

Manufacturer Part Number
EP2S15F484I4
Description
IC STRATIX II FPGA 15K 484-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S15F484I4

Number Of Logic Elements/cells
15600
Number Of Labs/clbs
780
Total Ram Bits
419328
Number Of I /o
342
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Other names
544-1877
EP2S15F484I4

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S15F484I4
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S15F484I4
Manufacturer:
ALTERA
0
Part Number:
EP2S15F484I4
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S15F484I4N
Manufacturer:
ALTERA
Quantity:
210
Part Number:
EP2S15F484I4N
Manufacturer:
ALTERA
Quantity:
218
Part Number:
EP2S15F484I4N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S15F484I4N
Manufacturer:
ALTERA
0
Part Number:
EP2S15F484I4N
0
PLLs & Clock Networks
2–62
Stratix II Device Handbook, Volume 1
Figure 2–42. Global & Regional Clock Connections from Corner Clock Pins &
Fast PLL Outputs
Note to
(1)
The corner fast PLLs can also be driven through the global or regional clock
networks. The global or regional clock input can be driven by an output from
another PLL, a pin-driven dedicated global or regional clock, or through a clock
control block, provided the clock control block is fed by an output from another
PLL or a pin-driven dedicated global or regional clock. An internally generated
global signal cannot drive the PLL.
Figure
2–42:
Note (1)
Altera Corporation
May 2007

Related parts for EP2S15F484I4