EP2C70F896C7N Altera, EP2C70F896C7N Datasheet - Page 48
![IC CYCLONE II FPGA 70K 896-FBGA](/photos/6/72/67288/544-cyclone_ii_896-fbga_sml.jpg)
EP2C70F896C7N
Manufacturer Part Number
EP2C70F896C7N
Description
IC CYCLONE II FPGA 70K 896-FBGA
Manufacturer
Altera
Series
Cyclone® IIr
Datasheet
1.EP2C5T144C8N.pdf
(168 pages)
Specifications of EP2C70F896C7N
Number Of Logic Elements/cells
68416
Number Of Labs/clbs
4276
Total Ram Bits
1152000
Number Of I /o
622
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
896-FBGA
Family Name
Cyclone® II
Number Of Logic Blocks/elements
68416
# I/os (max)
622
Frequency (max)
402.58MHz
Process Technology
90nm
Operating Supply Voltage (typ)
1.2V
Logic Cells
68416
Ram Bits
1152000
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
896
Package Type
FBGA
For Use With
P0304 - DE2-70 CALL FOR ACADEMIC PRICING544-1703 - VIDEO KIT W/CYCLONE II EP2C70N544-1699 - DSP KIT W/CYCLONE II EPS2C70N
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Other names
544-1696
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP2C70F896C7N
Manufacturer:
ALTERA
Quantity:
3
Embedded Multipliers
Figure 2–19. Embedded Multiplier LAB Row Interface
2–36
Cyclone II Device Handbook, Volume 1
Interconect Region
LAB Block
C4 Interconnects
LAB
Embedded Multiplier
to LAB Row Interface
Block Interconnect Region
Direct Link Interconnect
from Adjacent LAB
16
Embedded Multiplier Routing Interface
The R4, C4, and direct link interconnects from adjacent LABs drive the
embedded multiplier row interface interconnect. The embedded
multipliers can communicate with LABs on either the left or right side
through these row resources or with LAB columns on either the right or
left with the column resources. Up to 16 direct link input connections to
the embedded multiplier are possible from the left adjacent LABs and
another 16 possible from the right adjacent LAB. Embedded multiplier
outputs can also connect to left and right LABs through 18 direct link
interconnects each.
array interface.
Row Interface
36
5
Block
36 Inputs per Row
Figure 2–19
R4 Interconnects
18
16
18
Control
[35..0]
Embedded Multiplier
shows the embedded multiplier to logic
36 Outputs per Row
[35..0]
18 Direct Link Outputs
to Adjacent LABs
36
C4 Interconnects
18
18
Altera Corporation
Interconect Region
Direct Link Interconnect
from Adjacent LAB
LAB Block
February 2007
LAB