EP2S15F672C5 Altera, EP2S15F672C5 Datasheet - Page 232

IC STRATIX II FPGA 15K 672-FBGA

EP2S15F672C5

Manufacturer Part Number
EP2S15F672C5
Description
IC STRATIX II FPGA 15K 672-FBGA
Manufacturer
Altera
Series
Stratix® IIr
Datasheet

Specifications of EP2S15F672C5

Number Of Logic Elements/cells
15600
Number Of Labs/clbs
780
Total Ram Bits
419328
Number Of I /o
366
Voltage - Supply
1.15 V ~ 1.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
672-FBGA
Family Name
Stratix II
Number Of Logic Blocks/elements
15600
# I/os (max)
366
Frequency (max)
609.76MHz
Process Technology
90nm (CMOS)
Operating Supply Voltage (typ)
1.2V
Logic Cells
15600
Ram Bits
419328
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
672
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Not Compliant
Other names
544-1124

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2S15F672C5
Manufacturer:
ALTERA
Quantity:
1 238
Part Number:
EP2S15F672C5
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S15F672C5
Manufacturer:
ALTERA
0
Part Number:
EP2S15F672C5
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2S15F672C5
0
Part Number:
EP2S15F672C5N
Manufacturer:
EXAR
Quantity:
56
Part Number:
EP2S15F672C5N
Manufacturer:
ALTERA
Quantity:
390
Part Number:
EP2S15F672C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP2S15F672C5N
Manufacturer:
ALTERA
0
JTAG Timing Specifications
JTAG Timing
Specifications
Figure 5–10. Stratix II JTAG Waveforms
5–96
Stratix II Device Handbook, Volume 1
TMS
TDO
TCK
TDI
t
JCH
t
Figure 5–10
JPZX
Notes to
(1)
(2)
(3)
Notes to
(1)
(2)
t
O U T H A L F J I T T E R
Table 5–100. DQS Phase Offset Delay Per Stage
Table 5–101. DDIO Outputs Half-Period Jitter
t
JCP
The delay settings are linear.
The valid settings for phase offset are -64 to +63 for frequency mode 0 and -32 to
+31 for frequency modes 1, 2, and 3.
The typical value equals the average of the minimum and maximum values.
The worst-case half period is equal to the ideal half period subtracted by the DCD
and half-period jitter values.
The half-period jitter was characterized using a PLL driving DDIO outputs.
Name
t
JCL
Speed Grade
Table
Table
shows the timing requirements for the JTAG signals.
-3
-4
-5
5–100:
5–101:
t
Half-period jitter (PLL driving DDIO outputs)
JPCO
t
JPSU
Description
Min
9
9
9
t
JPH
t
JPXZ
Notes
Max
14
14
15
Notes
(1),
Altera Corporation
(1), (2),
(2)
Max
200
April 2011
(3)
Unit
ps
ps
ps
Unit
ps

Related parts for EP2S15F672C5