EPF10K30AQI240-3 Altera, EPF10K30AQI240-3 Datasheet - Page 43

IC FLEX 10KA FPGA 30K 240-PQFP

EPF10K30AQI240-3

Manufacturer Part Number
EPF10K30AQI240-3
Description
IC FLEX 10KA FPGA 30K 240-PQFP
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet

Specifications of EPF10K30AQI240-3

Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
12288
Number Of I /o
189
Number Of Gates
69000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
240-MQFP, 240-PQFP
Family Name
FLEX 10KA
Number Of Usable Gates
30000
Number Of Logic Blocks/elements
1728
# Registers
738
# I/os (max)
189
Frequency (max)
125MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
3.3V
Logic Cells
1728
Ram Bits
12288
Device System Gates
69000
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
240
Package Type
PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-1262

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K30AQI240-3
Manufacturer:
EXPLORE
Quantity:
266
Part Number:
EPF10K30AQI240-3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30AQI240-3
Manufacturer:
ALTERA
Quantity:
4 045
Part Number:
EPF10K30AQI240-3
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EPF10K30AQI240-3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPF10K30AQI240-3S
Manufacturer:
ALTERA
0
Altera Corporation
Figure 18
Figure 18. JTAG Waveforms
Captured
Table 16
Symbol
Table 16. JTAG Timing Parameters & Values
t
t
t
t
t
t
t
t
t
t
t
t
t
Driven
Signal
Signal
JCP
JCH
JCL
JPSU
JPH
JPCO
JPZX
JPXZ
JSSU
JSH
JSCO
JSZX
JSXZ
to Be
to Be
TMS
TDO
TCK
TDI
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
shows the timing parameters and values for FLEX 10K devices.
TCK clock period
TCK clock high time
TCK clock low time
JTAG port setup time
JTAG port hold time
JTAG port clock to output
JTAG port high impedance to valid output
JTAG port valid output to high impedance
Capture register setup time
Capture register hold time
Update register clock to output
Update register high-impedance to valid output
Update register valid output to high impedance
shows the timing requirements for the JTAG signals.
t
JCH
t
t
JPZX
JSZX
t
JCP
t
JSSU
t
JCL
Parameter
t
JSH
t
t
JPCO
JSCO
t
JPSU
t
t
JSXZ
JPH
Min
100
50
50
20
45
20
45
t
JPXZ
Max
25
25
25
35
35
35
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
43

Related parts for EPF10K30AQI240-3