EPF10K30AQC240-3N Altera, EPF10K30AQC240-3N Datasheet - Page 55
![IC FLEX 10KA FPGA 30K 240-PQFP](/photos/6/72/67260/544-240-pqfp_sml.jpg)
EPF10K30AQC240-3N
Manufacturer Part Number
EPF10K30AQC240-3N
Description
IC FLEX 10KA FPGA 30K 240-PQFP
Manufacturer
Altera
Series
FLEX-10K®r
Datasheet
1.EPF10K10ATC100-3.pdf
(128 pages)
Specifications of EPF10K30AQC240-3N
Number Of Logic Elements/cells
1728
Number Of Labs/clbs
216
Total Ram Bits
12288
Number Of I /o
189
Number Of Gates
69000
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
240-MQFP, 240-PQFP
Family Name
FLEX 10KA
Number Of Usable Gates
30000
Number Of Logic Blocks/elements
1728
# I/os (max)
189
Frequency (max)
125MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
3.3V
Logic Cells
1728
Ram Bits
12288
Device System Gates
69000
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
240
Package Type
PQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
544-1941
EPF10K30AQC240-3N
EPF10K30AQC240-3N
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPF10K30AQC240-3N
Manufacturer:
ALTERA
Quantity:
20 000
Altera Corporation
Figure 23. Output Drive Characteristics for EPF10K250A Device
Timing Model
Typical I
Output
Current (mA)
O
30
20
10
50
40
1
V
The continuous, high-performance FastTrack Interconnect routing
resources ensure predictable performance and accurate simulation and
timing analysis. This predictable performance contrasts with that of
FPGAs, which use a segmented connection scheme and therefore have
unpredictable performance.
Device performance can be estimated by following the signal path from a
source, through the interconnect, to the destination. For example, the
registered performance between two LEs on the same row can be
calculated by adding the following parameters:
The routing delay depends on the placement of the source and destination
LEs. A more complex registered path may involve multiple combinatorial
LEs between the source and destination LEs.
O
V
V
Room Temperature
2
Output Voltage (V)
CCI NT
CCI O
LE register clock-to-output delay (t
Interconnect delay (t
LE look-up table delay (t
LE register setup time (t
FLEX 10K Embedded Programmable Logic Device Family Data Sheet
= 3.3 V
3
I
= 3.3 V
OH
I
OL
4
SAMEROW
Typical I
Output
Current (mA)
SU
LUT
)
)
O
)
30
20
10
50
40
CO
)
1
V
O
2
Output Voltage (V)
V
V
Room Temperature
CCI NT
CCI O
I
OH
= 2.5 V
3
= 3.3 V
I
OL
4
55